This article proposes a new approach to digital modulation techniques. A novel design for a QPSK VHDL modulator to convey a high data rate transmission is demonstrated. Basically CPLD or FPGA technology is used to generate hardware and the hardware generation is possible from VHDL code. The implementation of the device is done to perform the modulation. Then the data transmission rate also increases. This types of modulator provides digital synthesis and the flexibility to reconfigure and upgrade with the two most often languages used being VHDL and Verilog (IEEE Standard) being used as hardware structure description languages.

1. D. a. G. u. N. b. Arogyaswami j. Paulraj, "An Overview of MIMO Communications—A," in PROCEEDINGS OF THE IEEE invited paper, A. Paulraj, D. Gore, R. Nabar and H. Bolcskei.
2. Y. Z. a. C. E. Saavedra, 2007 IEEE "Coherent BPSK Demodulator MMIC Using an Anti-Parallel," in Radio Frequency Integrated Circuits (RFIC) Symposium, Honolulu, HI.
3. V. A. Pedroni,2010 Circuit Design with VHDL, Massachusetts, MIT press.
4. S. palnitkar, 1996 Verilog-HDL A guide To Digital Design and snthesise, pearson.
5. Y. H. ,. S. M. Shihong Deng, 2006 IEEE"A high data rate QPSK demodulator for inductively powered electronics implants," in ISCAS, Island of Kos .
6. G. C. J. N. Gihad Elamary, 2009 "A Simple Digital VHDL QPSK Modulator Designed Using CPLD/FPGAs for Biomedical Devices Applications," in World Congress on Engineering, London, U. K. .
7. G. wade, 2006 Coding Techniques: An Introduction to Compression and Error Control, Palgrave Macmillan.
8. I. J. a. B. H. Meuth, 2002 "Numerically controlled oscillators with hybrid function generators," Ultrasonics, Ferroelectrics and Frequency Control .
9. S. K. Kaul, 2005 "QPSK, OQPSK, CPM probability of error for AWGN and Flat Fading Channels," in Wireless Communication Technologies.

Bpsk Qpsk vhdl