CFP last date
20 January 2025
Reseach Article

A High Speed CMOS Current Comparator in 90 nm CMOS Process Technology

Published on October 2014 by Adyasha Rath, Sushanta K. Mandal, Subhrajyoti Das, Sweta Padma Dash
International Conference on Microelectronics, Circuits and Systems
Foundation of Computer Science USA
MICRO - Number 2
October 2014
Authors: Adyasha Rath, Sushanta K. Mandal, Subhrajyoti Das, Sweta Padma Dash
36671b11-bfcd-4497-b5fe-2a30922c9184

Adyasha Rath, Sushanta K. Mandal, Subhrajyoti Das, Sweta Padma Dash . A High Speed CMOS Current Comparator in 90 nm CMOS Process Technology. International Conference on Microelectronics, Circuits and Systems. MICRO, 2 (October 2014), 1-5.

@article{
author = { Adyasha Rath, Sushanta K. Mandal, Subhrajyoti Das, Sweta Padma Dash },
title = { A High Speed CMOS Current Comparator in 90 nm CMOS Process Technology },
journal = { International Conference on Microelectronics, Circuits and Systems },
issue_date = { October 2014 },
volume = { MICRO },
number = { 2 },
month = { October },
year = { 2014 },
issn = 0975-8887,
pages = { 1-5 },
numpages = 5,
url = { /proceedings/micro/number2/18314-1811/ },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Proceeding Article
%1 International Conference on Microelectronics, Circuits and Systems
%A Adyasha Rath
%A Sushanta K. Mandal
%A Subhrajyoti Das
%A Sweta Padma Dash
%T A High Speed CMOS Current Comparator in 90 nm CMOS Process Technology
%J International Conference on Microelectronics, Circuits and Systems
%@ 0975-8887
%V MICRO
%N 2
%P 1-5
%D 2014
%I International Journal of Computer Applications
Abstract

In this paper a current mode comparator is presented, more aptly can be called as the "Current Comparator". The proposed circuit consists of a current differencing stage which accepts two current inputs where one is the reference current and the other is the input current. The comparator stage outputs a rail-to-rail voltage depending on the difference of the two currents. Simulation of the proposed design is carried out in Cadence using EDA tool in 90nm technology. The operating speed of the current comparator was found to be 1. 82GHz with an average power dissipation of 122µW. The high speed operation was confirmed by the transient analysis results in which the delay was found to be 0. 55ns at an input current difference of ±1µA.

References
  1. D. A. Freitas and K. W. Current, "A CMOS current comparator circuit," Electronics Letters, v. 19. no. 17, p. 695-697. Aug. 1983.
  2. H. Traff, "Novel Approach to High Speed CMOS Current Comparators", IEEE Proceedings - Electronic Letters, vol. 28, No. 3, 1992.
  3. K. W. Current,"Current-mode CMOS multiple-valued logic circuits", IEEE J. Solid State Circuits, vol. 29, no. 2, pp. 95-107, Feb. 1994.
  4. A. T. K. Tang and C. Toumazou, "High performance CMOS current comparator", Electronic Letters, vol. 30, pp. 5–6, 1994.
  5. Byung-moo Min and Soo-won Kim, "High performance CMOS current comparator using resistive feedback network", IEEE Proceedings - Electronic Letters, Pages. 2074-2076, vol. 34, Issue. 22, 1998.
  6. Lu Chen, Bingxue Shi, and Chun Lu, "A High Speed/Power Ratio Continuous- Time CMOS Current Comparator", IEEE Proceedings – Electronics, Circuits and Systems, ICECS-2000, Pages. 883-886, Vol. 2, Dec - 2000.
  7. D. Banks, and C. Toumazou, "Low-power high-speed current comparator design", IEEE Proceedings - Electronic Letters, vol. 44, No. 3, 2008.
  8. Tang, X. ; Pun, K. -P. , "High-performance CMOS current comparator," Electronics Letters, vol. 45, no. 20, pp. 1007-1009, September 24 2009.
  9. C. B. Kushwah, D. Soni, and R. S. Gamad, "New Design of CMOS Current Comparator", IEEE Proceedings – ICETET -2009, Pages. 125-129, Dec-2009.
  10. Chun Wei Lin,and Sheng Feng Lin, "Low Input Impedance Current Comparator Using in Pulse-Width Modulation ", IEEE Proceedings – ICCE-2010,Pages. 127-130.
  11. Soheil Ziabakhsh, Hosein Alavi-Rad, Mohammad Alavi-Rad and Mohammad Mortazavi, " The Design of a Low-Power High-Speed Current Comparator in 0. 35µm CMOS Technology ",IEEE Proceedings, 2009.
  12. Sridhar R. , Pandey N. , Bhatia V. , Bhattacharyya A. , "On Improving the performance of Traff's Comparator" , 2012 IEEE 5th India International Conference on Power Electronics (IICPE), 2012.
Index Terms

Computer Science
Information Sciences

Keywords

Current Comparator Input Current Current Mode Circuits Positive Feedback Reference Current