CFP last date
21 July 2025
Call for Paper
August Edition
IJCA solicits high quality original research papers for the upcoming August edition of the journal. The last date of research paper submission is 21 July 2025

Submit your paper
Know more
The week's pick
Responsive image
A Hybrid Congestion Detection Based Mobility Model for Vehicular Adhoc Networks

Rashmi Ranjita Sasmita Acharya
Random Articles
Reseach Article

Designing and Analyzing Decoders for Optimal Efficiency in Digital Systems, Leads to a Comparative Review

by Mai Abu Baqar, Ibtehal M. Mishal, Razan H. Hiasat
journal cover thumbnail

International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
Volume 186 - Number 38
Year of Publication: 2024
Authors: Mai Abu Baqar, Ibtehal M. Mishal, Razan H. Hiasat
10.5120/ijca2024923962

Mai Abu Baqar, Ibtehal M. Mishal, Razan H. Hiasat . Designing and Analyzing Decoders for Optimal Efficiency in Digital Systems, Leads to a Comparative Review. International Journal of Computer Applications. 186, 38 ( Sep 2024), 47-51. DOI=10.5120/ijca2024923962

@article{ 10.5120/ijca2024923962,
author = { Mai Abu Baqar, Ibtehal M. Mishal, Razan H. Hiasat },
title = { Designing and Analyzing Decoders for Optimal Efficiency in Digital Systems, Leads to a Comparative Review },
journal = { International Journal of Computer Applications },
issue_date = { Sep 2024 },
volume = { 186 },
number = { 38 },
month = { Sep },
year = { 2024 },
issn = { 0975-8887 },
pages = { 47-51 },
numpages = {9},
url = { https://ijcaonline.org/archives/volume186/number38/designing-and-analyzing-decoders-for-optimal-efficiency-in-digital-systems-leads-to-a-comparative-review/ },
doi = { 10.5120/ijca2024923962 },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Journal Article
%1 2024-09-27T00:46:06.481313+05:30
%A Mai Abu Baqar
%A Ibtehal M. Mishal
%A Razan H. Hiasat
%T Designing and Analyzing Decoders for Optimal Efficiency in Digital Systems, Leads to a Comparative Review
%J International Journal of Computer Applications
%@ 0975-8887
%V 186
%N 38
%P 47-51
%D 2024
%I Foundation of Computer Science (FCS), NY, USA
Abstract

Decoders are crucial in digital systems since they convert input signals into specified output configurations. This study seeks to conduct a comprehensive assessment of decoder design and analysis to get maximal efficiency in digital systems. The study entails an extensive examination of many decoding techniques, assessing their effectiveness in diverse digital system applications. This study aims to offer valuable insights into the optimal methods for developing decoders to improve performance in digital systems via the comparison of various decoding techniques.

References
  1. J. Hagenauer, M. Moerz and A. J. Schaefer, "Analog decoders and receivers for high speed applications".
  2. Y. Afriyie and M. I., "Multiple Bits Error Detection and Correction in RRNS Architecture using the MRC and HD Techniques".
  3. B. Koo, J. Kim, J. H. Lee, N. Eum, J. Kim and H. Cho, "Channel decoder architecture of OFDM based DMB system".
  4. M. Tikekar, C. Huang, C. Juvekar, V. Sze and A. P. Chandrakasan, "Decoder Hardware Architecture for HEVC".
  5. A. M. A. Hussien, M. S. Khairy, A. Khajeh, A. M. Eltawil and F. Kurdahi, "A Class of Low Power Error Compensation Iterative Decoders".
  6. J. Zhou, J. Wu, D. Huang, X. Fang and X. Zhu, "Design of decoders based on memristors".
  7. K. Gummidipudi, N. Engin and S. Sawitzki, "Scalable Reconfigurable Channel Decoder Architecture for Future Wireless Handsets".
  8. B. Han, R. Wang, Z. Wang, S. Dong, W. Wang and W. Gao, "HEVC decoder acceleration on multi-core X86 platform".
  9. M. H. B. Jamaa, K. Mohanram and G. D. Micheli, "Novel library of logic gates with ambipolar CNTFETs: opportunities for multi-level logic synthesis".
  10. B. J. LaMeres, "Programmable Logic".
  11. D. Rossi et al., "Application Space Exploration of a Heterogeneous Run-Time Configurable Digital Signal Processor".
  12. J. Lee, B. Lee, J. Thorpe, K. Andrews, S. Dolinar and J. Hamkins, "A scalable architecture of a structured LDPC decoder".
  13. J. Wang, C. Chang and C. Yeh, "Analysis and design of high-speed and low-power CMOS PLAs".
  14. P. Urard, L. Paumier, V. Heinrich, N. Raina and N. Chawla, "A 360mW 105Mb/s DVB-S2 Compliant Codec based on 64800b LDPC and BCH Codes enabling Satellite-Transmission Portable Devices".
  15. B. Plunkett and D. C. Yen, "Computational efficiency: adaptive computing vs. ASICs".
  16. R. Petrella and M. Tursini, "An Embedded System for Position and Speed Measurement Adopting Incremental Encoders".
  17. B. Choi, K. Choi, S. Ko and A. Morales, "Efficient real-time implementation of MPEG-4 audiovisual decoder using DSP and RISC chips".
  18. C. Fey and D. Paraskevopoulos, "A techno-economic assessment of application-specific integrated circuits: Current status and future trends".
  19. C. Fey and D. Paraskevopoulos, "Studies in LSI technology economics. II. A comparison of product costs using MSI, gate arrays, standard cells, and full custom VLSI".
  20. P. S. Shenoy, V. T. Buyukdegirmenci, A. M. Bazzi and P. T. Krein, "System level trade-offs of microprocessor supply voltage reduction".
  21. J. Lamoureux and W. Luk, "An Overview of Low-Power Techniques for Field-Programmable Gate Arrays".
  22. N. Beucher, N. Bélanger, Y. Savaria and G. Bois, "A Methodology to Evaluate the Energy Efficiency of Application Specific Processors".
  23. C. Herglotz, D. Springer, M. Reichenbach, B. Stabernack and A. Kaup, "Modeling the Energy Consumption of the HEVC Decoding Process".
  24. R. Dubey, P. Agarwal and M. Vasantha, "Programmable Logic Devices for Motion Control—A Review".
  25. R. Selow, H. S. Lopes and C. R. E. Lima, "A comparison of FPGA and FPAA technologies for a signal processing application".
  26. C. Paiz and M. Porrmann, "The Utilization of Reconfigurable Hardware to Implement Digital Controllers: a Review".
  27. A. E. Vasil’ev, T. Ivanova, D. Cabezas and Q. Luong, "Microcontroller-based embedded system equipment development for research and educational support".
Index Terms

Computer Science
Information Sciences

Keywords

Decoder; digital system; efficiency; design analysis; comparative review

Powered by PhDFocusTM