The week's pick
Random Articles
Reseach Article
Network on Chip Router Architecture Performance Analysis by using VHDL
| International Journal of Computer Applications |
| Foundation of Computer Science (FCS), NY, USA |
| Volume 140 - Number 13 |
| Year of Publication: 2016 |
| Authors: Ruchika Chandravanshi, Vivek Tiwari |
10.5120/ijca2016909520
|
Ruchika Chandravanshi, Vivek Tiwari . Network on Chip Router Architecture Performance Analysis by using VHDL. International Journal of Computer Applications. 140, 13 ( April 2016), 1-4. DOI=10.5120/ijca2016909520
Abstract
Networks-on-Chip (NoCs) are increasingly used in many-core architectures. Todays technology for ASICs supports Networks-on-Chip designs which can have 100 million gates on a single chip. In order to implement a competitive NoC architecture in FP-GAs, the area occupied by the network should be kept to a minimum. This helps in utilizing maximum area by the logic while maintaining the performance of the router network. Reducing area also reduces the power consumption. NOC’s designs promise to offer considerable advantages over the traditional bus-based designs, in solving the numerous technological, economic and productivity problems associated with billion-transistor system-on-chip development. Here, a very flexible network is designed to propose a highly scalable and can be easily changed to accommodate various needs. This proposed work focused on implementation, analysis and verification of a five port routers. The building blocks of the router are input/output, multiplexer/demultiplexer, crossbar switch, buffer register and arbiters. The arbiters uses the round robin algorithm. The proposed NOC architecture is simulated in Xilinx ISE10.1 software. The source code is written in VHDL. This design is suitable for building networks with irregular topologies and with low latency and high throughput.
References
- Angelo Kuti Lusala, Philippe Manet, Bertrand Rousseau, Jean-Didier Legat "NOC IMPLEMENT A nON IN FPGA USING TORUS TOPOLOGY" International Conference on Field Programmable Logic and Applications, PP 778-781, IEEE-2007.
- U. Y. Ogras and R. Marculescu, “„It’s a small world after all‟: NoC performance optimization via long-range link insertion,” IEEE Trans. on VLSI,14(7), 2006.
- A. Hemani et. al. Network on Chip: An architecture for billion transistor era. In IEEENor Chip Conference, November 2000.
- Fernando Moraes et. al. A Low Area Overhead Packet-switched Network On Chip: Architecture and Prototyping. In IFIP VLSI-SOC 2003, pages 318–323, 2003.
- Shubha B C, Srinkanta P, "FPGA Implementation of Network on Chip Framework using HDL", Students' Technology Symposium(TechSym), IEEE PP. 151-155, April 2010.
- M. Lai, Z. Wang, L. Gao, H. Lu, K. Dai, "A Dynamically-Allocated Virtual Channel Architecture with Congestion Awareness for On-Chip Routers," in Proceedings of the 46thDesign Automation Conference (DAC), pp. 630-633, 2008.
- Theodore Marescaux et.a!. Interconnection Networks Enable Fine-Grain Dynamic Multi-Tasking on FPGAs. In FPL' 2002, pages 795-805, September 2002.
- Swapna S, Ayas Kanta Swain, Kamala Kanta Mahapatra,"Design And Analysis of Five Port Router For Network On Chip", Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics(PrimeAsia) 2012.
- Majdi Elhajji, Brahim Attia, Abdelkrim Zitouni, Rached Tourki,Jean-luc Dekeyser, "FERONOC:Flexible and Extensible Router Implementation For Diagonal Mesh Topology" Author manuscript, published in Conference on Design and Architecture for Signal and Image Processing(2011).
- M.S.Suraj, D.Muralidharan, K. Seshu Kumar, "A HDL Based Reduced Area NoC Router Architecture"978-1-4673-5301-4/\3/$31.00 © 2013 IEEE.
- Rachid Dafali, Jean-Philippe Diguet, “Self-Adaptive Network-on-Chip Interface”, IEEE Trans. on VOL. X, NO. X,2005.
- E. M. Choudhari, Dr. P. K. Dakhole, ‘ Design And Verification Of Five Port Router For Network On Chip’, IEEE International Conference on Communication and Signal Processing, April 3-5, 2014.
Index Terms
Keywords