The week's pick
Random Articles
Reseach Article
Implementation of a Fast and Power Efficient Carry Select Adder using Reversible Gates
by
Naman Sharma,
Rajat Sachdeva,
Rajat Yadav,
Upanshu Saraswat
| International Journal of Computer Applications |
| Foundation of Computer Science (FCS), NY, USA |
| Volume 130 - Number 8 |
| Year of Publication: 2015 |
| Authors: Naman Sharma, Rajat Sachdeva, Rajat Yadav, Upanshu Saraswat |
10.5120/ijca2015907075
|
Naman Sharma, Rajat Sachdeva, Rajat Yadav, Upanshu Saraswat . Implementation of a Fast and Power Efficient Carry Select Adder using Reversible Gates. International Journal of Computer Applications. 130, 8 ( November 2015), 28-31. DOI=10.5120/ijca2015907075
@article{
10.5120/ijca2015907075,
author = {
Naman Sharma,
Rajat Sachdeva,
Rajat Yadav,
Upanshu Saraswat
},
title = { Implementation of a Fast and Power Efficient Carry Select Adder using Reversible Gates },
journal = {
International Journal of Computer Applications
},
issue_date = { November 2015 },
volume = { 130 },
number = { 8 },
month = { November },
year = { 2015 },
issn = { 0975-8887 },
pages = {
28-31
},
numpages = {9},
url = {
https://ijcaonline.org/archives/volume130/number8/23232-2015907075/
},
doi = { 10.5120/ijca2015907075 },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Journal Article
%1 2024-02-06T23:24:52.553768+05:30
%A Naman Sharma
%A Rajat Sachdeva
%A Rajat Yadav
%A Upanshu Saraswat
%T Implementation of a Fast and Power Efficient Carry Select Adder using Reversible Gates
%J International Journal of Computer Applications
%@ 0975-8887
%V 130
%N 8
%P 28-31
%D 2015
%I Foundation of Computer Science (FCS), NY, USA
Abstract
All reversible circuits have an intrinsic advantage over traditional irreversible circuits, because the reduce power consumption. Due to this, reversible circuits have been a source of constant excitement and great enthusiasm in the scientific community. Reversible logic is highly useful in nanotechnology, low power design and quantum computing. This paper proposes a design for a faster adder using reversible gates.
References
- Laszlo B. Kish, Texas A&M University, Department of Electrical Engineering, College Station, TX 77843-3128, USA Received 16 July 2002; received in revised form 19 September 2002; accepted 19 September 2002, Communicated by C.R. Doering, “End of Moore’s law: thermal (noise) death of integration in micro and nano electronics.”
- Trevor Pering, Tom Burd, and Robert Brodersen University of California Berkeley, Electronics Research Laboratory, “Dynamic Voltage Scaling and the: Design of a Low-Power Microprocessor System”
- C. H. Bennett, "Notes on the history of reversible computation," IBM J. Research and Development, vol. 32, pp. 16-23, January 1988.
- C. H. Bennett, "Logical reversibility of computation," IBM J. Research and Development, pp. 525-532, November 1973.
- R. W. Keyes and R. Landauer, "Minimal energy dissipation in logic," IBM J. Research and Development, pp. 152-157, March 1970.
- R. Landauer, "Irreversibility and heat generation in the computing process," IBM J. Research and Development, vol. 3, pp. 183-191, July 1961.’
- R. Feynman,” Quantum Mechanical Computers”, Optic News, Vol 11, pp 11-20 1985.
- T. Toffoli, “Reversible Computing”, Tech memoMIT/LCS/TM-151, MIT Lab for Computer Science 1980.
- Fredkin E. Fredkin and T. Toffoli,, “Conservative Logic”, Int’l J. Theoretical Physics Vol 21, pp.219-253, 1982
- Peres, “Reversible Logic and Quantum Computers”, Physical review A, 32:3266- 3276, 1985.
- Padmanabhan Pillai and Kang G. Shin, “Real-Time Dynamic Voltage Scaling for Low-Power Embedded Operating Systems”, Real-Time Computing Laboratory Department of Electrical Engineering and Computer Science The University of Michigan Ann Arbor, MI 48109-2122, U.S.A.
- Asher Peres, “Reversible logic and quantum computers”, The American Physical Society
- T. Toffoli, "Reversible Computing," Technical Report MIT/LCS/TM-151, 1980.
- D. Deutsch, "Quantum Theory, the Church-Turing Principle and the Universal Quantum Computer," Proceedings of the Royal Society of London, vol. 400, 1982.
- D. Deustch, "Quantum Computational Networks," Proceedings of the Royal Society of London. Series A, Mathematical and Physical Sciences, vol. 425, iss. 1868, 1989, pp. 73-90
- A Novel Quantum Cost Efficient Reversible Full Adder Gate in Nanotechnology Md. Saiful Islam Institute of Information Technology, University of Dhaka, Dhaka-1000, Bangladesh
- V. Rajmohan, Member IACSIT, V. Renganathan, and M. Rajmohan ―A Novel Reversible Design of Unified Single Digit BCD Adder-Subtractor‖, International Journal of Computer Theory and Engineering, Vol. 3, No. 5, October 2011
- Md. Belayet Ali , Md. Mosharof Hossin and Md. Eneyat Ullah, ―Design of Reversible Sequential Circuit UsingReversible Logic Synthesis‖ International Journal of VLSI design & Communication Systems (VLSICS) Vol.2, No.4, December 2011
- Fredkin E. Fredkin and T. Toffoli,‖Conservative Logic‖, Int’l J. Theoretical Physics Vol 21, pp.219-253, 1982
- Peres, ―Reversible Logic and Quantum Computers‖, Physical review A, 32:3266- 3276, 1985.
- Vlatko Vedral, Adriano Bareno and Artur Ekert, ―QUANTUM Networks for Elementary Arithmetic Operations‖, arXiv:quantph/ 9511018 v1, nov 1995
- M. Mohammadi and M. Eshghi. On figures of merit in reversible and quantum logic designs. Quantum Information Processing, 8(4):297–318, Aug. 2009.
- Perkowski, M., A. Al-Rabadi, P. Kerntopf, A. Buller, M. Chrzanowska-Jeske, A. Mishchenko, M. Azad Khan, A. Coppola, S.Yanushkevich, V. Shmerko and L. Jozwiak, ―A general decomposition for reversible logic‖, Proc. RM’2001, Starkville, pp: 119-138, 20
- Area, Delay and Power Comparison of Adder Topologies. R.UMA, Vidya Vijayan2 , M. Mohanapriya2 , Sharon Paul.
Index Terms
Computer Science
Information Sciences
Keywords