CFP last date
20 January 2025
Call for Paper
February Edition
IJCA solicits high quality original research papers for the upcoming February edition of the journal. The last date of research paper submission is 20 January 2025

Submit your paper
Know more
The week's pick
Responsive image
SFLA-Based Line Balancing and Task Optimization in Master-Slave Controlled Hanger Transportation Systems for Garment Production

Duc Hoang Nguyen
Random Articles
Reseach Article

Full adder Design using Hybrid Technology

by Ankita Gupta, Rajeev Thakur
journal cover thumbnail

International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
Volume 130 - Number 7
Year of Publication: 2015
Authors: Ankita Gupta, Rajeev Thakur
10.5120/ijca2015907029

Ankita Gupta, Rajeev Thakur . Full adder Design using Hybrid Technology. International Journal of Computer Applications. 130, 7 ( November 2015), 25-27. DOI=10.5120/ijca2015907029

@article{ 10.5120/ijca2015907029,
author = { Ankita Gupta, Rajeev Thakur },
title = { Full adder Design using Hybrid Technology },
journal = { International Journal of Computer Applications },
issue_date = { November 2015 },
volume = { 130 },
number = { 7 },
month = { November },
year = { 2015 },
issn = { 0975-8887 },
pages = { 25-27 },
numpages = {9},
url = { https://ijcaonline.org/archives/volume130/number7/23220-2015907029/ },
doi = { 10.5120/ijca2015907029 },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Journal Article
%1 2024-02-06T23:24:43.726339+05:30
%A Ankita Gupta
%A Rajeev Thakur
%T Full adder Design using Hybrid Technology
%J International Journal of Computer Applications
%@ 0975-8887
%V 130
%N 7
%P 25-27
%D 2015
%I Foundation of Computer Science (FCS), NY, USA
Abstract

Full Adder is a fundamental element that is used in all the processor for not only in ALU but in various part of the chipset. The work proposes a Hybrid design methodology to contribute the requirements for the designing of full adder with reduced delay. The Analysis of the designed full adder is done at 270C and 700C temperature range in CMOS 120 nm, 90 nm, and 50 nm technologies using Microwind tool. The result shows the comparison between different CMOS technologies in terms of delay and power dissipation. A comparison is also done in terms of delay of the designed adder with previously known adder cells, which shows the advantage of the proposed design.

References
  1. John P. Uyemura, “Introduction to VLSI circuits and systems,” Wiley John & Sons, Inc, 2002.
  2. N. Weste, D. Harris, “CMOS VLSI Design,” Pearson Wesley, 2005.
  3. Sung-Mo Kang, Y. Leblebici, “CMOS Digital Integrated Circuits:Analysis and Design,” Tata McGraw Hill, 2003.
  4. SubodhWairya, GarimaSingh,Vishant, R. K.Nagaria, S. Tiwari Design Analysis of XOR (4T) based Low Voltage CMOS Full Adder Circuit INSTITUTE OF TECHNOLOGY, NIRMA UNIVERSITY, AHMEDABAD – 382 481, 08-10 DECEMBER, 2011.
  5. Hung Tien Bui, Yuke Wang and Yingtao Jiang, “Design and Analysis of Low-Power 10-Transistor Full Adders Using Novel XOR-XNOR Gates,” IEEE Transactions on Circuits & Systems II: Analog and Digital Signal Processing, vol. 49, no. 1, pp. 25-30, Jan. 2002.
  6. SumeerGoel, Ashok Kumar, Magdy A. Bayouni, “Design of Robust, Energy-Efficient Full Adders for Deep-Submicrometer Design Using Hybrid-CMOS Logic Style,” IEEE Trans. on Very Large Scale Integration (VLSI) Systems, vol. 14, no. 12, pp. 1309-1321, Dec. 2006.
  7. J. Wang, S. Fang, W. Feng, New Efficient Designs for XOR and XNOR functions on the Transistor Level. IEEE Journal of Solid State Circuits,Vol. 29, No. 7, 1994, pp. 780-786
  8. R. Zimmermann, W. Fichtner, “Low-power logic styles CMOS versus pass-transistor logic,” IEEE J. Solid-StateCircuits, Vol. 32, pp. 1079–1090, July 1997
Index Terms

Computer Science
Information Sciences

Keywords

Full Adder Hybrid design Transmission gate (TG) CMOS technologies pass transistor logic (PTL) power delay product (PDP) arithmetic and logic unit (ALU).

Powered by PhDFocusTM