Systems-on-Chip architecture integrates several heterogeneous components on a single chip. A key challenge is to design the communication between the different entities of a SoC in order to minimize the communication overhead. Network-on-chip (NoC) is a new approach for communication infrastructure of Systems-on-Chip (SoC) design, which provides network based solution for on-chip communication. Networks on Chip can be designed in different ways, according to the network architecture and protocol choice. It is important to balance the communication needs across the different links to avoid congestion and hot spots especially for high performance multimedia application. Application specific irregular topology based Network on Chip design can cater to the need of High performance demanding multimedia application which are congestion and energy aware. To achieve the mentioned objectives, this paper proposed two NoC design methodologies. Statistical experimental results show significant savings in communication bandwidth and communication energy for the high performance demanding multimedia applications when compared to existing standard 2D-Mesh NoCs.

1. Dally. W. J. and Towles. B. 2001. Route packets, not wires: on-chip interconnection networks, In IEEE Proceedings of 38th Design Automation Conference (DAC), 684–689.
2. Benini. L. and De Micheli. G. 2002. Networks on chips: A new SoC paradigm. Journal of IEEE Computer, vol. 35, no. 1, 70–78.
3. Duato. J., Yalamanchili. S. and Ni. L. 2003. Interconnection Networks : An Engineering Approach, Elsevier.
4. Choudhary. N, Gaur. M. S, Laxmi V. and Singh. V. Fast Energy Aware Application Specific Network-on-Chip Topology Generator, Proceedings of IEEE International Conference on Advance Computing, Patiala, India, pp. 250-255, Feburary 19-20, 2010.
5. Choudhary. N, Gaur. M. S, Laxmi V. and Singh. V. Genetic Algorithm Based Topology Generation for Application Specific Network-on-Chip, Proceeding of IEEE International Symposium on Circuits and Systems (ISCAS) 2010, Paris, France, pp. 3156-3159, May, 30 - June, 2, 2010.
6. Hu. J. and Marculescu. R. 2003. Energy-aware mapping for tile-based NOC architectures under performance constraints. In proceedings of ASP-DAC.
7. Dick. R. P., Rhodes. D. L. and Wolf. W. 1998. TGFF: Task graphs for free. In proceedings of international workshop on Hardware/Software Codesign.
8. Jain. L., Al-Hashimi. B. M., Gaur M. S., Laxmi. V. and Narayanan. A. 2007. In proceedings of NIRGAM: A simulator for NoC interconnect routing and application modeling. In proceedings of DATE.
9. Chang. Y. C., Chang Y. W., Wu G. M. and Wu. S. W. 2000. B*-Trees: A new representation for non-slicing floorplans. In Proceedings of 37th Design Automation Conference, 458-463.
10. Srinivasan. K. and Chatha. K. S. 2006. Layout aware design of mesh based NoC architectures. In proceedings of 4th international conference on Hardware Software Codesign and System Synthesis, 136-141.
11. Schroeder. M.D. et al. 1991. Autonet: A high-speed self-configuring local area network using point-to-point links. Journal of Selected Areas in Communications, vol. 9.
12. Silla. F. and Duato. J. High-performance routing in networks of workstations with irregular topology, IEEE Transactions on Parallel and Distributed Systems, vol. 11, pp. 699-719, July 2000.
13. Eiben. A. E. and Smith. J. E. 2003. Introduction to Evolutionary Computing, Springer-Verlag, Berlin, Heidelberg.
14. Choudhary. N, Gaur. M. S. and Laxmi V. “Irregular NoC Simulation Framework: IrNIRGAM”, IEEE International conference on Emerging Trends in Networks and Computer Communications (ETNCC 2011), April 22-24, 2011, Udaipur, India
15. Wang. H-S. et al. 2002. Orion: A power-performance simulator for interconnection network. In proceedings of international symposium on Microarchitecture.

Genetic Algorithms Core Graph On-Chip Networks Network-on-Chip Optimization