CFP last date
20 December 2024
Call for Paper
January Edition
IJCA solicits high quality original research papers for the upcoming January edition of the journal. The last date of research paper submission is 20 December 2024

Submit your paper
Know more
The week's pick
Responsive image
Improved Shuffled Frog Leaping Algorithm with Self-Adaptive Shuffling for Fuzzy Logic PD+G Controller Optimization in Robotic Manipulators

Duc Hoang Nguyen
Random Articles
Reseach Article

Performance Analysis of Interconnection Networks for Packet Delay using Source Routing

Published on November 2012 by Lalit Kishore Arora, Raj Kumar, Sapna Yadav
journal_cover_thumbnail

Issues and Challenges in Networking, Intelligence and Computing Technologies
Foundation of Computer Science USA
ICNICT - Number 2
November 2012
Authors: Lalit Kishore Arora, Raj Kumar, Sapna Yadav
270bd5c0-6b84-42b6-9e3b-36ceae705a5b

Lalit Kishore Arora, Raj Kumar, Sapna Yadav . Performance Analysis of Interconnection Networks for Packet Delay using Source Routing. Issues and Challenges in Networking, Intelligence and Computing Technologies. ICNICT, 2 (November 2012), 1-5.

@article{
author = { Lalit Kishore Arora, Raj Kumar, Sapna Yadav },
title = { Performance Analysis of Interconnection Networks for Packet Delay using Source Routing },
journal = { Issues and Challenges in Networking, Intelligence and Computing Technologies },
issue_date = { November 2012 },
volume = { ICNICT },
number = { 2 },
month = { November },
year = { 2012 },
issn = 0975-8887,
pages = { 1-5 },
numpages = 5,
url = { /specialissues/icnict/number2/9019-1020/ },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Special Issue Article
%1 Issues and Challenges in Networking, Intelligence and Computing Technologies
%A Lalit Kishore Arora
%A Raj Kumar
%A Sapna Yadav
%T Performance Analysis of Interconnection Networks for Packet Delay using Source Routing
%J Issues and Challenges in Networking, Intelligence and Computing Technologies
%@ 0975-8887
%V ICNICT
%N 2
%P 1-5
%D 2012
%I International Journal of Computer Applications
Abstract

The packet loss and packet delay are the measure performance parameter for evaluating the network topologies in Interconnection Network design. This paper, evaluates the performance of packet loss on two different interconnection networks, Mesh and Torus, with source routing. But here the main emphasis is on the packet transmission delay on both networks. The simulation framework designed and simulated for these networks using NS2 and evaluates the latency in both networks and results shown in the paper. The results analyzed, which are useful for designing the interconnection networks.

References
  1. Zhu Ding, "Adaptive Hybrid Switching Technique for Parallel Computing System", 2000
  2. http://pages. cs. wisc. edu/~tvrdik/5/html/ Section5. html
  3. Dally W. J. and Towles B. , "Principles and Practices of Interconnection Networks", Morgan Kaufmann Publishers an Imprint of Elsevier Inc. ISBN: 0-12-200751-4. 2004.
  4. Axel Jantsch and Hannu Tenhunen, "Networks on Chip", Kluwer Academic Publishers. ISBN: 1-4020-7392-5. 2003.
  5. J. Flich, P. lopez, M. P. Malumbers and J. Duato. "Improving the Performance of Regular Networks with Source Routin", Proceeding of the IEEE International Conference on Parallel Processing. 21-24 Aug. 2000. Page(s) 353-361.
  6. Palesi M. , Holsmark R. , Kumar S. and Catania V. , "Application Specific Routing Algorithms for Networks on Chip", IEEE Transactions on Parallel and Distributed Systems, Vol. 20, No. 3, March 2009.
  7. Ge-Ming Chiu. "The Odd-Even Turn Model for Adaptive Routing" IEEE Transactions on Parallel and Distributed Systems, Vol. 11, No. 7, July 2000.
  8. A. Patooghy, H. Sarbazi-Azad, "Performance comparison of partially adaptive routing algorithms. In 20th International Conference on Advanced Information Networking and Applications", 2006. AINA 2006. Volume 2, 18-20 April 2006.
  9. Palesi M. , Holsmark R. , Kumar S. and Catania V. , "A Methodology for Design of Application Specific Deadlock-free Routing Algorithms for NoC Systems", In International Conference on Hardware-Software Codesign and System Synthesis, Seoul, Korea, October 22-25, 2006.
  10. M. E. Gomez, P. Lopez, J. Duato, "A Memory-Effective routing Strategy for regular Interconnection Networks", in Proc. Int. Parallel and Distributed Prossing Symp. , 2005.
  11. Y-R. Sun, S. Kumar, and A. Jantsch, "Simulation and evaluation of a network-on-chip architecture using NS-2," Proceedings of the IEEE NorChip Conference, 2002.
  12. S. Kumar et al. , "A network-on-chip architecture and design methodology," Proceedings of the International Symposium on VLSI (ISVLSI), 2002, pp. 117-124.
  13. A. Hegedus, G. M. Maggio,, and L. Kocarev, "A NS-2 simulator utilizing chaotic maps for network-on-chip traffic analysis," Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS), vol. 4, 2005, pp. 3375-3378.
  14. L. Bononi and N. Concer, "Simulation and analysis of network-on-chip architectures: Ring, Spidergon, and 2D Mesh," Proceedings of Design, Automation and Test in Europe (DATE) Conference and Exhibition (Designers' Forum), 2006, pp. 154-159.
  15. J. Xu, W. Wolf, J. Henkel, and S. Chakradhar, "A design methodology for application-specific networks-onchip," ACM Transactions on Embedded Computing Systems, vol. 5, May 2006, pp. 263-280.
  16. M. Moadeli, A. Shahrabi, W. Vanderbauwhede, and M. Ould-Khaoua, "An analytical performance model for the Spidergon NoC," Proceedings of the 21st International Conference on Advanced Information Networking and Applications, 2007, pp. 1014-1021.
  17. S. Suboh, M. Bakhouya, S. Lopez-Buedo, and T. El- Ghazawi. , "Simulation-based approach for evaluating on-chip interconnect architectures", SPL Proc. , pages 75–80, 2008
  18. Lalit Kishore Arora, Rajkumar, "Simulation and Analysis of Packet loss in Mesh Interconnection Networks", IJCA Proceedings on Development of Reliable Information Systems, Techniques and Related Issues (DRISTI 2012), DRISTI(1):35 - 38, April 2012. Published by Foundation of Computer Science, New York, USA.
  19. Saad Mubeen, "Evaluation of source routing for mesh topology network on chip platforms", Master of Science Thesis, 2009.
Index Terms

Computer Science
Information Sciences

Keywords

Mesh Topology Torus Topology Interconnection Networks Source Routing Latency