CFP last date
20 December 2024
Call for Paper
January Edition
IJCA solicits high quality original research papers for the upcoming January edition of the journal. The last date of research paper submission is 20 December 2024

Submit your paper
Know more
The week's pick
Responsive image
Improved Shuffled Frog Leaping Algorithm with Self-Adaptive Shuffling for Fuzzy Logic PD+G Controller Optimization in Robotic Manipulators

Duc Hoang Nguyen
Random Articles
Reseach Article

Reconfigurable Network on Chip Router for Image Processing Based Multiprocessor Applications

Published on December 2011 by Jonathan Joshi, Om Prakash Vyas, Sanjay Gaur
journal_cover_thumbnail

International Conference on Electronics, Information and Communication Engineering
Foundation of Computer Science USA
ICEICE - Number 1
December 2011
Authors: Jonathan Joshi, Om Prakash Vyas, Sanjay Gaur
a0749c30-136d-495e-8306-e211da6ff56f

Jonathan Joshi, Om Prakash Vyas, Sanjay Gaur . Reconfigurable Network on Chip Router for Image Processing Based Multiprocessor Applications. International Conference on Electronics, Information and Communication Engineering. ICEICE, 1 (December 2011), 8-11.

@article{
author = { Jonathan Joshi, Om Prakash Vyas, Sanjay Gaur },
title = { Reconfigurable Network on Chip Router for Image Processing Based Multiprocessor Applications },
journal = { International Conference on Electronics, Information and Communication Engineering },
issue_date = { December 2011 },
volume = { ICEICE },
number = { 1 },
month = { December },
year = { 2011 },
issn = 0975-8887,
pages = { 8-11 },
numpages = 4,
url = { /specialissues/iceice/number1/4250-iceice004/ },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Special Issue Article
%1 International Conference on Electronics, Information and Communication Engineering
%A Jonathan Joshi
%A Om Prakash Vyas
%A Sanjay Gaur
%T Reconfigurable Network on Chip Router for Image Processing Based Multiprocessor Applications
%J International Conference on Electronics, Information and Communication Engineering
%@ 0975-8887
%V ICEICE
%N 1
%P 8-11
%D 2011
%I International Journal of Computer Applications
Abstract

Real time Image processing (I.P.) systems, involving on board multiprocessor communication, use standard bus based communication. The load on the system to deliver the output towards real time standards call for high speeds , but for data intensive application such as IP algorithms require constant transfer of data between the logic cores. This would need either dedicated connections or additional bus controllers. Networks-On-Chip (NoC) provide a structured way of realizing interconnections on silicon, and obviate the limitations of a bus-based solution. This paper deals with the design and implementation of a NoC router targeted for an Image processing system consisting of different modules. All the cores have been designed targeting real time frame rates. The design has been prototyped on a Virtex II FPGA. The timings are given in comparison to a standard DMA controller.

References
  1. S. Charles,”Let’s Route Packets Instead of Wires,” Proc. 6th MIT Conf. 1990, Advance Research in VLSI, pp. 133-138.
  2. L. Benini and G. Micheli, “Networks on Chips: A New SoC Paradigm,” IEEE Computer 35(1) 2002, pp. 70-78.
  3. T. Marescaux, A.Bartic, D.Verkest, S.Vernalde, R. Lauwereins, “Interconnection Networks Enable Fine-Grain Dynamic Multi-Tasking on FPGAs,” FPL, Sep, 2002.
  4. W.Dally, “The J-Machine Network” Proc Intnl Conf on Computer Design. IEEE VLSI in Computer & Processor, Oct 1992, pp 420-423.
  5. K. Mai,” Smart Memories: A Modular Reconfigurable Architecture,” Proc ISCA, June 2000, pp. 161-71.
  6. Trimberger S. M, “Field – Programmable Gate Array Technology”, Kluwer Academic Publishers, 1995.
  7. J.Walrand and P.Varaija. “High Performance Communication Networks”. Morgan Kaufmann, San Francisco, 2000.
  8. K.Lahiri, A.Raghunathan, and S.Dey.z “Efficient exploration of the soc communication architecture design space”. In Proc. Intl. Conf. on Computer-Aided Design, pages 424–430, 2000.
  9. W. J. Dally and B. Towles. “Route packets, not wires”. In Proc. of the Design Automation Conf., pages 684–689, 2001.
  10. A.Pinto, L. P. Carloni, and A. L. Sangiovanni Vincentelli. Constraint-Driven Communication Synthesis. In Proc. of the Design Automation Conf., pages 783–788. IEEE, June 2002.
  11. W. Dally, “Virtual-Channel Flow Control” IEEE Transaction on Parallel and Distributive System, vol 3, no 2, March 1992.
Index Terms

Computer Science
Information Sciences

Keywords

NoC Virtex II DMA Router