A novel asynchronous combinational S-Box (substitution box) design for AES (Advanced Encryption Standard) cryptosystems is proposed and validated. The S Box is considered as the most critical component in AES crypto-circuits since it consumes the most power and leaks the most information against side-channel attacks. The proposed design is based on a delay-insensitive logic paradigm known as Null Convention Logic (NCL). The proposed NCL S-Box provides considerable benefits over existing designs since it consumes less power therefore suitable for energy constrained mobile crypto-applications. It also emits less noise and has flatter power peaks therefore leaks less information against side-channel attacks such as differential power/noise analysis. Functional verification, analog simulation and power measurement of NCL S-Box have been done using Mentor Graphics EDA (Electronic Design Automation) tools to assure low-power side-channel attack resistant operation of the proposed clock-free AES S-Box design.

1. NIST,"Advanced Encryption Standard (AES), FIPSPUBS 197, National Institute of Standards and Technology", NIST, Nov 2001
2. P. Kocher, J. Jaffe and B. Jun, "Introduction to differential power analysis and related attacks", Technical Report, Cryptography Research Inc. , San Francisco, California, 1998.
3. S. Moore, R. Anderson, P. Cunningham, R. Mullins and G. Taylor, "Improving smart card security using self-time circuits", Proceeding of Eighth International Symposium on Asynchronous Circuits and System, pp. 211-218, IEEE Computer Society, 2002.
4. S. C. Smith and J. Di, "Designing Asynchronous Circuits using NULL Convention Logic", Synthesis Lectures on Digital Circuits and Systems, Vol. 4/1, July 2009
5. K. Tiri, D. Hwang, A. Hodjat, B. -C. Lai, S. Yang, P. Schaumont, and I. Verbauwhede"Prototype IC with WDDL and Differential Routing - DPA Resistance Assessment", Workshop on Cryptographic Hardware and Embedded Systems (CHES 2005), LNCS, vol. 3659, pp. 354-365, Aug 2005
6. S. Mangard, N. Pramstaller, and E. Oswald, "Successfully Attacking Masked AES Hardware Implementations", Workshop on Cryptographic Hardware and Embedded Systems (CHES 2005), LNCS, vol. 3659, pp. 157-171, Aug 2005
7. W. Johannes, O. Elisabeth and L. Mario, "An ASIC Implementation of the AES SBoxes", Topics in cryptology, CT-RSA 2002, LNCS, Vol. 2271, pp. 29-52, Jan 2002
8. K. Fant and S. Brandt, "NULL Convention Logic: A Complete and Consistent Logic for Asynchronous Digital Circuit Synthesis", International Conference on Application Specific Systems, Architectures, and Processors, pp. 261-273, 1996
9. V. Satagopan, B. Bhaskaran, A. Singh, S. C. Smith," Automated energy calculation and estimation for delay-insensitive digital circuits," Elsevier's Microelectronics Journal, Vol 38/10-11, pp. 1095-1107, Oct/Nov 2007

Low-Power Side-Channel