CFP last date
20 March 2024
Reseach Article

4 Bit Reconfigurable ALU with Minimum Power and Delay

Published on March 2013 by B. Lokesh, K. Dushyanth, M. Malathi
National Conference on VLSI and Embedded Systems
Foundation of Computer Science USA
NCVES - Number 1
March 2013
Authors: B. Lokesh, K. Dushyanth, M. Malathi
c15136bf-1302-401c-ac31-f83839ef8eda

B. Lokesh, K. Dushyanth, M. Malathi . 4 Bit Reconfigurable ALU with Minimum Power and Delay. National Conference on VLSI and Embedded Systems. NCVES, 1 (March 2013), 10-13.

@article{
author = { B. Lokesh, K. Dushyanth, M. Malathi },
title = { 4 Bit Reconfigurable ALU with Minimum Power and Delay },
journal = { National Conference on VLSI and Embedded Systems },
issue_date = { March 2013 },
volume = { NCVES },
number = { 1 },
month = { March },
year = { 2013 },
issn = 0975-8887,
pages = { 10-13 },
numpages = 4,
url = { /proceedings/ncves/number1/11306-1303/ },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Proceeding Article
%1 National Conference on VLSI and Embedded Systems
%A B. Lokesh
%A K. Dushyanth
%A M. Malathi
%T 4 Bit Reconfigurable ALU with Minimum Power and Delay
%J National Conference on VLSI and Embedded Systems
%@ 0975-8887
%V NCVES
%N 1
%P 10-13
%D 2013
%I International Journal of Computer Applications
Abstract

Arithmetic Logic Unit (ALU) can be implemented in various ways using different logics. We are proposing an ALU design in which logic gates are implemented using Differential Cascode voltage switching logic (DCVSL). Manchester Carry Chain (MCC) is used to reduce the delay when addition or subtraction is performed in ALU. Using DCVSL logic gates we can obtain complemented outputs without any extra circuitry with zero static power dissipation and rail to rail swing. MCC generates carries parallel to the addition of the inputs, so when adders are cascaded one stage need not to wait for the carry input from its previous stage. Hence the carry propagation delay is reduced. Proposed ALU can perform all logical operations XOR, XNOR, AND, NAND, OR, NOR and some arithmetic operations like addition and subtraction etc. . .

References
  1. L. Heller et al. , "Cascade Voltage Switch Logic: A Differential CMOS Logic Family," Proc. IEEE ISSCC Conference, pp. 16–17, Feb 1984.
  2. Chu, K. M. ; Pulfrey, D. L. ; , "A comparison of CMOS circuit techniques: differential cascode voltage switch logic versus conventional logic," Solid-State Circuits, IEEE Journal of , vol. 22, no. 4, pp. 528- 532, Aug 1987.
  3. Fang-shi Lai; Wei Hwang; , "Design and implementation of differential cascode voltage switch with pass-gate (DCVSPG) logic for high-performance digital systems," Solid-State Circuits, IEEE Journal of , vol. 32, no. 4, pp. 563-573, Apr 1997.
  4. Escriba, J. ; Carrasco, J. A. ; , "Self-timed Manchester chain carry propagate adder," Electronics Letters , vol. 32, no. 8, pp. 708-710, 11 Apr 1996.
  5. Nehru, K. ; Shanmugam, A. ; Darmila Thenmozhi, G. ; "Design of low power ALU using 8T FA and PTL based MUX circuits," Advances in Engineering, Science and Management (ICAESM), 2012 International Conference on , vol. , no. , pp. 145-149, 30-31 March 2012.
  6. Yu Zhou; Hui Guo; , "Application Specific Low Power ALU Design," Embedded and Ubiquitous Computing, 2008. EUC '08. IEEE/IFIP International Conference on , vol. 1, no. , pp. 214-220, 17-20 Dec. 2008.
  7. Patel, R. ; Agarwal, N. ; Agarwal, A. ; , "Reduction of power consumption by using demultiplexer circuitry in ALU designing," Emerging Trends in Networks and Computer Communications (ETNCC), 2011 International Conference on , vol. , no. , pp. 248-250, 22-24 April 2011.
  8. Hemima, R. ; Chrisjin Gnana Suji, C. ; , "Design of 4 bit low power carry select adder," Signal Processing, Communication, Computing and Networking Technologies (ICSCCN), 2011 International Conference on , vol. , no. , pp. 685-688, 21-22 July 2011
Index Terms

Computer Science
Information Sciences

Keywords

Alu Dcvsl Mcc And Or Xor Nand Nor Xnor