Multi-Processor System on Chip (MPSoC) platforms are becoming increasingly more heterogeneous and are shifting towards a more communication-centric methodology. Net-works on Chip (NoC) have emerged as the design paradigm for scalable on-chip communication architectures. As the system complexity grows, the problem emerges as how to design and instantiate such a NoC-based MPSoC platform in a systematic and automated way. In this paper we present an integrated flow to automatically generate a highly configurable NoC-based MPSoC for FPGA instantiation. The system specification is done on a high level of abstraction, relieving the designer of error-prone and time consuming work. The flow uses the state-of-the-art Æthereal NoC, and Silicon Hive processing cores, both configurable at design- and run-time. We use this flow to generate a range of sample de-signs whose functionality has been verified on a Celoxica RC300E development board. The board, equipped with a Xilinx Virtex II 6000, also offers a huge number of periph-erals, and we show how their insertion is automated in the design for easy debugging and prototyping.

1. 5kk53 course webpage. Available from: http://www. es. ele. tue. nl/education/5kk53, 2006.
2. Celoxica. Available from: http://www. celoxica. com, 2006.
3. Silicon hive. Available from: http://www. silicon-hive. com, 2006.
4. Xilinx. Available from: http://www. xilinx. com, 2006.
5. T. Bartic et al. Network-on-chip for reconfigurable systems: From high-level design down to implementation. In Proc. FPL, 2004.
6. L. Benini. Application specific NoC design. In Proc. DATE, 2006.
7. L. Benini and G. de Micheli. Networks on chips: A new SoC paradigm. IEEE Comp. , 35(1), 2002.
8. M. Collin et al. SoCrates - a Multiprocessor SoC in 40 days. In Proc. DATE, 2001.
9. W. J. Dally and B. Towles. Route packets, not wires: on-chip interconnection networks. In Proc. DAC, 2001.
10. Device Transaction Level (DTL) protocol specification. version 2. 2, 2002 .
11. N. Genko et al. A complete network-on-chip emulation framework. In Proc. DATE, 2005.
12. R. Gonzalez. Xtensa: a configurable and extensible processor. IEEE Micro, 20(2), 2000.
13. K. Goossens et al. Æthereal network on chip: concepts, architectures, and implementations. IEEE Design and Test of Computers, 22(5), 2005.
14. K. Goossens et al. A design flow for application-specific networks on chip with guaranteed performance to accelerate SOC design and verification. In
15. Proc. DATE, 2005.
16. A. Hansson et al. A unified approach to constrained mapping and routing on network-on-chip architectures. In Proc. CODES+ISSS, 2005.
17. G. Martin. Overview of the MPSoC design challenge. In Proc. DAC, 2006.
18. F. Moraes et al. HERMES: an infrastructure for low area overhead packet-switching networks on chip. Integration VLSI J. , 38(1), 2004.
19. H. Nikolov et al. Efficient automated synthesis, programming, and imple-mentation of multi-processor platforms on fpga chips. In Proc. FPL, 2006.
20. C. Rowen and S. Leibson. Flexible architectures for engineering successful SOCs. In Proc. DAC, 2004.
21. A. Radulescu? et al. An efficient on-chip network interface offering guar-anteed services, shared-memory abstraction, and flexible network program-ming. IEEE Trans. on CAD of Int. Circ. and Syst. , 24(1), 2005.
22. E. Salminen et al. HIBI-based multiprocessor SoC on FPGA. In Proc. ISCAS, 2005.
23. M. Sgroi et al. Addressing the system-on-a-chip interconnect woes through communication-based design. In Proc. DAC, 2001.

Multiprocessor Multinode Reconfigurable Network Network On Chip And Soc Mode