I am designing a 16 bit quaternary adder. Outline of the parallel rationale circuits is restricted by the necessity of the interconnections. A conceivable arrangement could be touched base at by utilizing a bigger arrangement of signs over the same chip region. Quaternary outlines are picking up significance from that point of view. It shows numerous esteemed full viper circuits, actualized in quaternary rationale. This is planned by utilizing one hot encoding and barrel shifter to accomplished Optimization in zone, speed and power will be accomplished by CMOS quaternary rationale. Sum and convey are handled in two separate squares, controlled by code generator unit. The circuit level execution of the different esteemed rationale administrators: legitimate aggregate, consistent item, level-up, level-down and level transformations are exhibited. Plan check will be done by Tanner Tools.

1. Mr. T. R. Pardhi "Design Of Quaternary Adder Using Various Encoding Techniques: A Review" Discovery, Volume 19, Number 56, May 12, 2014.
2. Amanda Das, Ifat Jahangir, Masud Hasan, Shafera Hossain "On Design And Analysis Of Quaternary Serial And Parallel Adder" 978-1-4244-6890-4/10/$26. 00/2010 IEEE.
3. Kanchan G. Suryawanshi, Dr. A. Y. Deshmukh "Power Optimization Of Combinational Quaternary Logic Circuit" International Journal On Recent And Innovation Trends In Computing And Communication" Volume:3 Issue 2, Feb 2015.
4. Thoidis, D. Soudris, I. Karafyllidis, S. Christoforidis, A. Thanailaki, "Quaternary Voltage-Mode CMOS Circuit For Multiple-Voltage Logic" IEE Proc-Circuit Devices Syst. Vol. 145,No. 2,April 1998.
5. Neha W. Umredkar, M. A. Gaikwad, D. R. Dandekar, "Review Of Quaternary Adder In Voltage Mode Multi-Valued Logic" International Journal Of Computer Application Recent Trends In Engineering Technology-2013.
6. Prashant Y. Shende, Dr. R. V. Kshirsagar "Quaternary Adder Design Using VHDL" International Journal Of Engineering Research And Application . Vol,3 Issue 3,May 2013.
7. Ricardo Cunha G. da Silva, Henri Boudinov, and Luigi Carro "A Novel Voltage-Mode CMOS Quaternary Logic Design" IEEE Transactions On Electron Devices, Vol. 53, No. 6, June 2006.
8. Vasundara Patel K S, K S Gurumurthy "Design of High Performance Quaternary Adder" International Journal of Computer Theory and Engineering, Vol. 2, No. 6, December, 2010.
9. Prashant Y. Shende Yogesh Rajurkar Roshan Kamble Anuradha Chore "Review of Quaternary Adder Design and Implementation" International Journal For Engineering Applications and Technology.
10. Uma Nirmal, Geetanjali Sharma, Yogesh Mishra "A LowPower High Speed Adders Using MTCMOS Technique"IJCEM International Journal of Computational Engineering & Manegment, Vol 13, July 2011.
11. Ifat Jahangir, Anindya Das And Masud Hasan "Design Of Novel Quaternaery Encoders And Decoders" Ieee/Osa/Iapr International Conference On Informatics, Electronics & Vision 2012.
12. Vasundara Patel K S, K. S. Gurumurthy "Design of high performance Quaternary adders" 2011 41st IEEE International Symposium on Multiple-valued logic.

Cmos Adder