In this paper, we address the implementation of Multi-Input-Multi-Output (MIMO) Decoder embedded in a prototype of 3G / 4G Mobile receiver using FPGAs. This MIMO decoder is part of a multi-carrier code division multiple-access (MC-CDMA) radio system, equipped with multiple antennas at both ends of the link that is able to handle up to 32 users and provides raw transmission bit-rates up to 125 Mbps. The task of the MIMO decoder is to appropriately combine the signals simultaneously received on all antennas to construct an improved signal, free from interference, from which to estimate the transmitted symbols. The main motto of this is to design & Implement the FPGA based MIMO Encoder and Decoder. The Data links for Two symbol period were established and found that the MIMO decoder outputs follows the MIMO Encoder input. We report results using FPGA devices of the Xilinx family

1. VLSI Design Volume 2008, Article ID 312614. This work has been supported by European FP6 IST 2002 507039 Project 4 MORE and by the Spanish Ministry of Science and Technology under Project TEC2006-13067-C03-03 from IEEE site
2. 4MORE IST project website. [Online]. Available: http://ist-4more.org
3. S. M. Alamouti, “A simple transmit diversity technique for wireless communications,” IEEE J. Select. Areas Commun., vol. 16, no. 8, pp. 1451–1458, Oct. 1998.
4. A. Fern´andez-Herrero, A. Jim´enez-Pacheco, G. Caffarena, and J. Casaj´us- Quir´os, “Design and implementation of a hardware module for equalisation in a 4G MIMO receiver,” in Proc. IEEE Int. Conf. on Field Programmable Logic and Applications (FPL’2006), Madrid, Spain, Aug.2006.
5. (2006, Mar.) Virtex-4 user guide. [Online]. Available: http://www.xilinx. com/bvdocs/userguides/ug070.pdf.

FPGA MIMO Encoder MIMO Decoder Transmitter Receiver OFDM. Antenna