This paper is concerned with the design and implementation of a 32bit Reduced Instruction Set Computer (RISC) processor on a Field Programmable Gate Arrays (FPGAs). We are designing the processor with VHDL and the simulation using Altera Quartus Plus2, and we will implement on Altera cyclone II in FPGA.The test bench waveforms for the different parts of the processor are presented and the system architecture is demonstrated.

1. John L. Hennessy, and David A. Patterson, “Computer Architecture A Quantitative Approach”, 4th Edition? 2006.
2. Vincent P. Heuring, and Harry F. Jordan, “Computer Systems Design and Architecture”, 2nd Edition, 2003.
3. Wayne Wolf, FPGABased System Design, Prentice Hall, 2005.
4. Dal Poz, Marco Antonio Simon, Cobo, Jose Edinson Aedo, Van Noije, Wilhelmus Adrianus Maria, Zuffo,Marcelo Knorich, “Simple Risc microprocessor core designed for digital settopbox applications”, Proceedings of the International Conference on Application Specific Systems, Architectures and Processors, 2000, p 3544.
5. Brunelli Claudio, Cinelli Federico, Rossi Davide, Nurmi Jari, “A VHDL model and implementation of a coarsegrain reconfigurable coprocessor for a RISC core”, 2nd Conference on Ph.D. Research in MicroElectronics and Electronics Proceedings,2006,
6. Rainer Ohlendorf, Thomas Wild, Michael Meitinger, Holm Rauchfuss, Andreas Herkersdorf, “Simulated and measured performance evaluation of RISCbased SoC platforms in network processing applications”, Journal of Systems Architecture 53 (2007) 703–718.
7. Luker, Jarrod D., Prasad, Vinod B., “RISC system design in an FPGA”, MWSCAS 2001,
8. Jiang, Hongtu? “FPGA implementation of controllerdatapath pair in custom image processor design”? IEEE International Symposium on Circuits and Systems Proceedings?2004, p V141V144.
9. Jiang Hongtu, Owall Viktor, “FPGA implementation of controllerdatapath pair in custom image processor design”, IEEE International Symposium on Circuits and Systems, Proceedings v 5, p V141V144.

FPGA Implementation