The week's pick
Reseach Article
Genetic Algorithms based Partitioning of VLSI Circuit Systems
| National Conference on Future Aspects of Artificial intelligence in Industrial Automation 2012 |
| Foundation of Computer Science USA |
| NCFAAIIA - Number 2 |
| May 2012 |
| Authors: Nikhil Gupta, Deepak Garg, Soniya Gupta |
| 7ab41b78-2c8f-4d27-8daf-05a5ad5ca431 |
Nikhil Gupta, Deepak Garg, Soniya Gupta . Genetic Algorithms based Partitioning of VLSI Circuit Systems. National Conference on Future Aspects of Artificial intelligence in Industrial Automation 2012. NCFAAIIA, 2 (May 2012), 15-19.
Abstract
Circuit partitioning problem is a well known NP hard problem. The potential of Genetic Algorithm has been used to solve many computationally intensive problems (NP hard problems) because existing conventional methods are unable to perform the required breakthrough in terms of complexity, time and cost. The presented work deals with the problem of partitioning of a circuit using Genetic Algorithm. The program inputs the adjacency matrix, generates graph of the circuit and partitions the circuit based on crossover operator. The program produces a set of vertices that are highly connected to each other but highly disconnected from the other partitions
References
- Pinaki Mazumdar and Elizabeth M. Rudnick, "Genetic Algorithms for VLSI design, Layout & Test Automation," Pearson Education, Inc, 1999.
- Akash deep, Baljit Singh, Arjan Singh, and Jatinder Singh, "A Simple Efficient Circuit Partitioning by Genetic Algorithm," IJCSNS International Journal of Computer Science and Network Security, VOL. 9 No. 4, April 2009.
- Sarrafzadeh M. & C. K. Wong, "Introduction to VLSI Physical Design", McGraw Hill, 1996
- Sandeep Singh Gill, Dr. Rajeevan Chandel, Dr. Ashwani Chandel," Genetic Algorithm Based Approach To Circuit Partitioning," International Journal of Computer and Electrical Engineering, Vol. 2, No. 2, April, 2010 .
- Goldberg D. E. , "Genetic Algorithms in Search, Optimization and Machine learning", Pearson Education, 2004.
- Kernighan B. W. and S. Lin, "An efficient heuristic procedure for partitioning graphs," Bell Systems Technical Journal, vol. 49, pp. 291—307, 1970.
- Fiduccia C. M. and R. M. Mattheyses, "A linear-time heuristic for improving network partitions," Proc. Design Automation Conf. , pp. 175—181, 1982.
- Yih J S. and P. Mazumder, "A neural network design for circuit partitioning," IEEE Trans. Computer-Aided Design, vol. 9, no. 10, Oct. 1990.
- Holland J. H. , Adaptation in Natural and Artificial Systems, Ann Arbor, M University of Michigan Press, 1975. [10 M. Morris Mano, "Digital Design", 2nd edition, Prentice Hall of India, 2000.
- Sung-Mo kang and Yusuf Leblebici, " CMOS Digital Integrated Circuits", Analysis and design, 3rd edition, TMH, 2003
Index Terms
Keywords