CFP last date
20 January 2025
Call for Paper
February Edition
IJCA solicits high quality original research papers for the upcoming February edition of the journal. The last date of research paper submission is 20 January 2025

Submit your paper
Know more
The week's pick
Responsive image
SFLA-Based Line Balancing and Task Optimization in Master-Slave Controlled Hanger Transportation Systems for Garment Production

Duc Hoang Nguyen
Random Articles
Reseach Article

A Wide Range Level Shifter using a Self Biased Cascode Current Mirror With PTL based Buffer

Published on June 2015 by Tejas S. Joshi, Priya M. Ravale Nerkar
journal_cover_thumbnail

National Conference on Emerging Trends in Advanced Communication Technologies
Foundation of Computer Science USA
NCETACT2015 - Number 5
June 2015
Authors: Tejas S. Joshi, Priya M. Ravale Nerkar
2ea978af-ee60-467a-a9a8-90637651c843

Tejas S. Joshi, Priya M. Ravale Nerkar . A Wide Range Level Shifter using a Self Biased Cascode Current Mirror With PTL based Buffer. National Conference on Emerging Trends in Advanced Communication Technologies. NCETACT2015, 5 (June 2015), 8-12.

@article{
author = { Tejas S. Joshi, Priya M. Ravale Nerkar },
title = { A Wide Range Level Shifter using a Self Biased Cascode Current Mirror With PTL based Buffer },
journal = { National Conference on Emerging Trends in Advanced Communication Technologies },
issue_date = { June 2015 },
volume = { NCETACT2015 },
number = { 5 },
month = { June },
year = { 2015 },
issn = 0975-8887,
pages = { 8-12 },
numpages = 5,
url = { /proceedings/ncetact2015/number5/21010-2059/ },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Proceeding Article
%1 National Conference on Emerging Trends in Advanced Communication Technologies
%A Tejas S. Joshi
%A Priya M. Ravale Nerkar
%T A Wide Range Level Shifter using a Self Biased Cascode Current Mirror With PTL based Buffer
%J National Conference on Emerging Trends in Advanced Communication Technologies
%@ 0975-8887
%V NCETACT2015
%N 5
%P 8-12
%D 2015
%I International Journal of Computer Applications
Abstract

As demand of handheld devices like multimedia devices, cellular phones, etc. are increasing and we are approaching towards portable devices which are small in size and which requires large battery life. But power dissipation has become most important design factor for VLSI circuits and system in low power devices. So the Level shifter plays very critical role in low power devices. Level shifter is an interfacing circuit which can interface low core voltage to high input-output voltage. The level shifter is used to allow communication between different modules without adding any extra supply pin. This level shifter circuits are uses self biased cascode current mirror and CMOS logic gate. A new family of low power dynamic logic called Data Driven logic is used. The simulation and measurement results were verified using a 22-nm technology.

References
  1. K. Hagihara J. Y. Sugimoto, F. Ino. Performance analysis of various level shifters using lecc. International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering, 2(4), 2013.
  2. M. Alioto. Ultra-low power vlsi circuit design demystiffed and explained: A tutorial. IEEE Trans. Circuits Syst. I, 59(1), Jan 2012.
  3. Sven Liutkemeier and Ulrich Riuckert. A subthreshold to above-threshold level shifter comprising a wilson current mirror. IEEE TRANSACTIONS ON CIR- CUITS AND SYSTEMS|II, 57(9):721 724, 2010.
  4. Ching-Ji HuangYuan-Hua Chu Shien-Chun Luo. A wide-range level shifter using a modiffed wilson current mirror hybrid buffer. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS 2004.
  5. R. Rufati', S. M. Fukhraie', K. C. Smith2Low-Power Data-Driven Dynamic Logic (D3L) ISCAS 2000 - IEEE international Symposium on Circuits and Systems, May 28-31, 2000.
  6. S. N. Wooters, B. H. Calhoun, and T. N. Blalock, "An energy-efficient subthreshold level converter in 130-nm CMOS," IEEE Trans Circuits Syst. II, Exp. Briefs, vol. 57, no. 4, pp. 290–294, Apr. 2010.
  7. M. Lanuzza, P. Corsonello, and S. Perri, "Low-power level shifter for multi-supply voltage designs," IEEE Trans Circuits Syst. II, Exp. Briefs, vol. 59, no. 12, pp. 922–926, Dec. 2012.
  8. Low-Power Data-Driven Dynamic Logic (D3L)R. Rufati', S. M. Fukhraie', K. C. Smith2 ISCAS 2000 - IEEE international Symposium on Circuits and Systems, May 28-31, 2000, Geneva, Switzerland.
  9. A. Hasanbegovic and S. Aunet, "Low-power subthreshold to above threshold level shifter in 90 nm process," in Proc. Conf. NORCHIP, 2009, pp. 1–4.
Index Terms

Computer Science
Information Sciences

Keywords

Current Mirror Level Shifter Subthreshold Circuit.