The transmission of the data with traffic free, low latency and high throughput from source to destination are the challenges for on chip multi processing system on chip (MPNOC) design. The conventional packet switching approach having large amount of power and area for the queuing buffer. Topologies such as mesh and torus[10],are intuitively feasible for physical layout in a 2-D chip. Having the high wiring irregularity and the large router radix of indirect topologies such as Benes or Butter?y[11], pose a challenge for physical implementation. The present work, the silicon-proven design of a novel on-chip network to support guaranteed traffic permutation in multiprocessor system on chip applications. The proposed network employs a pipelined Circuit switching approach combined with a dynamic path setup scheme under a multistage network topology. The dynamic path-setup scheme enables runtime path arrangement for arbitrary traffic permutations. The circuit switching approach offers a guarantee of permuted data and its compact overhead enables the benefit of stacking multiple networks. Design and developed by using XILINX 12. 4 and simulated on Modelsim 6. 3f and implemented on Spartan 3 FPGA Device. This can achieve high throughput, low latency and low cost.

1. K. Goossens, J. Dielissen, and A. Radulescu, "Aethereal network on chip: concepts, architectures, and Implementations," vol. 22, Design & Test of Computers, IEEE
2. S. Jovanovic, C. Tanougast and S. Weber, " CuNoC: A Scalable Dynamic NoC for Dynamically Reconfigurable FPGAs," in IEEE 2007.
3. Jingcao Hu, Student Member, IEEE, and Radu Marculescu, Member, "Energy- and Performance-Aware Mapping for Regular NoC Architectures"in IEEE 2005
4. C. Hilton and B. Nelson, "PNoC: a flexible circuit switched NoC for fpga-based systems," vol. 153, Computers and Digital Techniques, IEEE Proceedings- 2006.
5. Mikkel B. Stensgaard and Jens Spars," ReNoC: A Network-on-Chip Architecture with Recon?gurable Topology" in IEEE 2008
6. Phi-Hung Pham, Student Member, IEEE, Jongsun Park, Member, IEEE, Phuong "Design and Implementation of BacktrackingWave-Pipeline Switch to Support Guaranteed Throughput in Network-on-Chip"in IEEE 2010
7. Jingcao Hu, and Radu Marculescu "Energy- and Performance-Aware Mapping forRegular NoC Architectures"in IEEE 2005
8. Phi-Hung Pham, Junyoung Song, Jongsun Park, and Chulwoo Kim "Design and Implementation of an On-Chip Permutation Network for Multiprocessor System-On-Chip"in IEEE 2013
9. C. Neeb,M. J. Thul, and N. Wehn, "Network-on-chip-centric approachto interleaving in high throughput channel decoders," in Proc. IEEE Int. Symp. Circuits Syst. (ISCAS), 2005, pp. 1766–1769.
10. H. Moussa, A. Baghdadi, and M. Jezequel, "Binary de Bruijn on-chipnetwork for a ?exible multiprocessor LDPC decoder," in Proc. ACM/IEEE Design Autom. Conf. (DAC), 2008, pp. 429–434.
11. H. Moussa, O. Muller, A. Baghdadi, and M. Jezequel, "Butter?y andBenes-based on-chip communication networks for multiprocessorturbo decoding," in Proc. Design, Autom. Test in Euro. (DATE), 2007,pp. 654–659.

Permutation Network Circuit Switching Dynamic Path Setup Scheme And System On Chip And Network Topology.