CFP last date
20 December 2024
Reseach Article

Hardware Implementation of Single Bit Error Correction and Double Bit Error Detection through Selective Bit Placement for Memory

Published on September 2015 by Lankesh, K C Narasimhamurthy
National Conference “Electronics, Signals, Communication and Optimization"
Foundation of Computer Science USA
NCESCO2015 - Number 3
September 2015
Authors: Lankesh, K C Narasimhamurthy
adc29d85-a56b-4c28-8b70-7f91e390cbbe

Lankesh, K C Narasimhamurthy . Hardware Implementation of Single Bit Error Correction and Double Bit Error Detection through Selective Bit Placement for Memory. National Conference “Electronics, Signals, Communication and Optimization". NCESCO2015, 3 (September 2015), 5-9.

@article{
author = { Lankesh, K C Narasimhamurthy },
title = { Hardware Implementation of Single Bit Error Correction and Double Bit Error Detection through Selective Bit Placement for Memory },
journal = { National Conference “Electronics, Signals, Communication and Optimization" },
issue_date = { September 2015 },
volume = { NCESCO2015 },
number = { 3 },
month = { September },
year = { 2015 },
issn = 0975-8887,
pages = { 5-9 },
numpages = 5,
url = { /proceedings/ncesco2015/number3/22307-5324/ },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Proceeding Article
%1 National Conference “Electronics, Signals, Communication and Optimization"
%A Lankesh
%A K C Narasimhamurthy
%T Hardware Implementation of Single Bit Error Correction and Double Bit Error Detection through Selective Bit Placement for Memory
%J National Conference “Electronics, Signals, Communication and Optimization"
%@ 0975-8887
%V NCESCO2015
%N 3
%P 5-9
%D 2015
%I International Journal of Computer Applications
Abstract

Hamming codes are widely used for the single bit error correction double bit error detection (SEC-DED) which occurred during data transmission process. This paper presents an enhanced detection of double adjacent bit errors and correcting all possible single bit errors in Hamming codes through selective bit placement technique for memory application. Soft errors occur due to the radiation particles which affects the memory elements. These soft errors cause flipping of single bit or more often adjacent bits in the memory. Proposed technique improves the probability of detecting double adjacent bit errors and also provides a simple method of detecting double adjacent bit errors as compared to convolution coding through interleaving which is complex and requires higher memory. Hamming (12, 8) is implemented on hardware using RL 78 (G13) Microcontroller.

References
  1. R. W. Hamming, "Error detecting and error correcting codes," Bell Syst. Tech. J. , vol. 29, no. 2, pp. 147–160, Apr. 1950.
  2. R. C. Baumann, "Radiation-induced soft errors in advanced semiconductor technologies," IEEE Trans. Device Mater. Rel. , vol. 5, no. 3, pp. 301–316, Sep. 2005
  3. R. C. Baumann, "Soft errors in advanced semiconductor devices - part I: the three radiation sources," IEEE Trans. Nucl. Sci. , vol. 1, no. 1, pp. 17–22, Mar. 2001.
  4. L. Lantz, "Soft errors induced by alpha particles," IEEE Trans. Reliab. , vol. 45, no. 2, pp. 174–179, Dec. 1996.
  5. S. Lin and D. J. Costello, Error Control Coding, 2nd ed. Englewood Cliffs, NJ: Prentice-Hall, 2004.
  6. P C Gupta, Data communication and networking, 2nd edition PHI Learning Pvt. Ltd. , 02-Nov-2013
  7. Alfonso Sanchez - Macian "Enhanced detection of double and triple adjacent errors in hamming codes through selective bit placement" IEEE Transactions on device and materials, vol. 12, no. 2, pp. 357– 362, Jun. 2012.
  8. RL78-Microcontroller http://documentation. renesas. com/doc/products/mpumcu/doc/rl78/r01ds0131ej0310_rl78g13. pdf
Index Terms

Computer Science
Information Sciences

Keywords

Hamming Code Sec-ded Soft Error.