The week's pick
Random Articles
Reseach Article
Competent Solution for 2d-Fft and 2d-Ifft Computation using Fpga Ip-Core
| National Conference “Electronics, Signals, Communication and Optimization" |
| Foundation of Computer Science USA |
| NCESCO2015 - Number 2 |
| September 2015 |
| Authors: Shwetha, R.srikantaswamy, Jayanta Laha, Tanisha Bhatia, Arindammal |
| 093d8efa-5ac9-4905-a586-d77d0a20070b |
Shwetha, R.srikantaswamy, Jayanta Laha, Tanisha Bhatia, Arindammal . Competent Solution for 2d-Fft and 2d-Ifft Computation using Fpga Ip-Core. National Conference “Electronics, Signals, Communication and Optimization". NCESCO2015, 2 (September 2015), 25-29.
Abstract
Image processing is a recent trend that is grabbing attention in almost all areas like space, medical, defence, authentication systems etc. ,. Discrete Fourier Transforms is one of the most used transforms in image processing. Discrete Fourier Transform helps to transform the signal from spatial domain to frequency domain which is often used for filtering, correlation analysis and spectrum analysis. For DFT, computational complexity is more. Among different approaches to compute DFT, Fast Fourier Transform (FFT) is the feasible method that reduces the computational complexity. FFT can be implemented using DSP or FPGA. This paper lays a path to implement image FFT on FPGA using Intellectual Property (IP) core.
References
- S Sukhsawas, K Benkrid,"A High-level Implementation of a High Performance Pipeline FFT on Virtex-E FPGAs", Proceedings of the IEEE Computer Society Annual Symposium on VLSI Emerging Trends in VLSI Systems Design (ISVLSI'04), 2004.
- Asmita Haveliya,"Design and Simulation of 32-Point FFT Using Radix-2 Algorithm for FPGA Implementation", Second International Conference on Advanced Computing & Communication Technologies, 2012.
- V. Arunachalam, Alex Noel Joseph Raj, "Efficient VLSI multiplexing applications", IET Circuits, Devices & Systems, 2014.
- Aleksei Kharin, Sergey Vityazev, Vladimir Vityazev and Naim Dahnoun, "Parallel FFT implementation on TMS320C66X Multicore DSP", IEEE proceedings of the 6th European Embedded design in education and research, 2014.
- Victor Montano and Manuel Jimenez, "Design and Implementation of a Scalable Floating-point FFT IP Core for Xilinx FPGAs", Page no. 533 - 536 ,Circuits and Systems (MWSCAS), 53rd IEEE International Midwest Symposium, 2010.
- Bhawesh Sahu , Anil Sahu, "FPGA Implementation of IP-core of FFT Block for DSP Applications", International Journal of Innovative Science, Engineering & Technology, Vol. 1 Issue 10, December 2014.
- Ahmed Saeed, M. Elbably, G. Abdelfadeel, and M. I. Eladawy, "Efficient FPGA implementation of FFT/IFFT Processor", International Journal of Circuits, Systems and Signal processing, Issue 3, Volume 3, 2009.
- Aboelaze, M, "An FPGA based low power multiplier for FFT in OFDM systems using precomputations", ICT Convergence (ICTC) IEEE International Conference, 14-16 Oct. 2013.
- Mohammadnia, M. R, Shannon, L. , "Minimizing the error: A study of the implementation of an Integer Split-Radix FFT on an FPGA for medical imaging", Page no. 360 – 367, Field-Programmable Technology (FPT), IEEE International Conference, 10-12 Dec. 2012.
- Mankar. A. , Das. A. D. , Prasad. N. , "FPGA implementation of 16-point radix-4 complex FFT core using NEDA", Page no. 1-5, Engineering and Systems (SCES), IEEE Students Conference on 12-14 April 2013.
- Ren Chen, Prasanna, V. K. , "Energy optimizations for FPGA-based 2-D FFT architecture", Page no. 1 – 6, High Performance Extreme Computing (HPEC) IEEE International Conference, 9-11 September 2014.
- Ranganathan, S. , Krishnan, R. , Sriharsha, H. S. , "Efficient hardware implementation of scalable FFT using configurable Radix-4/2", Page no. 1-5, Devices, Circuits and Systems (ICDCS), 2nd International Conference, 6-8 March 2014.
Index Terms
Keywords