CFP last date
20 January 2025
Reseach Article

Analysis, Design and Optimization of On-Chip Inductors On Sapphire for Gan Based RFICs

Published on September 2015 by Divya S.
National Conference “Electronics, Signals, Communication and Optimization"
Foundation of Computer Science USA
NCESCO2015 - Number 1
September 2015
Authors: Divya S.
86ca2698-2645-4771-aa5b-2f3ba35b821c

Divya S. . Analysis, Design and Optimization of On-Chip Inductors On Sapphire for Gan Based RFICs. National Conference “Electronics, Signals, Communication and Optimization". NCESCO2015, 1 (September 2015), 36-41.

@article{
author = { Divya S. },
title = { Analysis, Design and Optimization of On-Chip Inductors On Sapphire for Gan Based RFICs },
journal = { National Conference “Electronics, Signals, Communication and Optimization" },
issue_date = { September 2015 },
volume = { NCESCO2015 },
number = { 1 },
month = { September },
year = { 2015 },
issn = 0975-8887,
pages = { 36-41 },
numpages = 6,
url = { /proceedings/ncesco2015/number1/22298-5308/ },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Proceeding Article
%1 National Conference “Electronics, Signals, Communication and Optimization"
%A Divya S.
%T Analysis, Design and Optimization of On-Chip Inductors On Sapphire for Gan Based RFICs
%J National Conference “Electronics, Signals, Communication and Optimization"
%@ 0975-8887
%V NCESCO2015
%N 1
%P 36-41
%D 2015
%I International Journal of Computer Applications
Abstract

The on chip spiral inductors are one of the key components in the development of the RFIC's as they determine the performance of the circuits such as VCO, LNA, mixers etc. In this paper, the design of an inductor for GaN based RFICs operating in C-band is presented. Sapphire (Al2O3), which is a common substrate for GaN, is used as substrate and silicon nitride (Si3N4), which is a common passivation layer in GaN technology, is used as insulator layer between the metal layers. While the use of Al2O3 alleviates the problem of substrate losses that are common in Si substrate, use of Si3N4 increases the inter-metal layer capacitance. IE3D EM simulation tool was used for the design and optimization of the spiral inductors. An inductor of 5 nH operating at 5 GHz has been designed and optimized to achieve high quality factor (Q) in low foot print. Finally a parallel LC resonant tank circuit was designed to resonate at 5 GHz to demonstrate the operation of the designed inductor.

References
  1. Hongtao Xu, Doctoral report on "MMICs using GaN HEMTs and Thin-Film BST Capacitors," submitted to University of California, 2005
  2. Gary VanAckern, thesis on "Design Guide for CMOS Process On-Chip 3d Inductor Using Thru-Wafer Vias," submitted to Boise State University, May 2011
  3. C. Patrick Yue,and S. Simon Wong, "On-Chip Spiral Inductors with Patterned Ground Shields for Si-Based RF IC's," IEEE Journal Of Solid-State Circuits, Vol. 33, No. 5, May 1998
  4. Sunderarajan S. Mohan, Maria del Mar Hershenson, Stephen P. Boyd, and Thomas H. Lee, "Simple Accurate Expressions for Planar Spiral Inductances",IEEEJournal Of Solid-State Circuits, Vol. 34, No. 10, October 1999
  5. JI Chen, Doctoral report on "On-Chip Spiral Inductor/Transformer Design And Modeling for RF Applications, submitted to University of Central Florida Orlando, Florida, 2006
  6. Joshua Peters, thesis on "Design of High Quality Factor Spiral Inductors in RF MCM-D," submitted to Massachusetts Institute of Technology, 2004
  7. Genemala Haobijam and Roy Paily, "Efficient optimization of integrated spiral inductor with bounding of layout design parameters," Springer Science+Business Media, LLC 2007.
  8. Joachim N. Burghartz, Fellow, IEEE, and Behzad Rejaei, "On the Design of RF Spiral Inductors on Silicon," IEEE Transactions On Electron Devices, Vol. 50, No. 3, March 2003
  9. Parsa Pirouznia and Bahram Azizollah Ganji,"Analytical Optimization of High Performance and High Quality Factor MEMS Spiral Inductor," Progress In Electromagnetics Research M, Vol. 34, 171-179, 2014
  10. C. Patrick Yue, Member, IEEE, and S. Simon Wong, Fellow, IEEE,"Physical Modeling of Spiral Inductors on Silicon",IEEE Transactions On Electron Devices, Vol. 47, No. 3, March 2000
  11. Yorgos K. Koutsoyannopoulos, Member, IEEE and Yannis Papananos, Senior Member, IEEE, "Systematic Analysis and Modeling of Integrated",IEEE Transactions On Circuits And Systems—Ii: Analog And Digital Signal Processing, Vol. 47, No. 8, August 2000.
Index Terms

Computer Science
Information Sciences

Keywords

Rfics On Chip Inductor Quality Factor Foot Print Self-resonance Frequency.