National Symposium on Modern Information and Communication Technologies for Digital India |
Foundation of Computer Science USA |
MICTDI2016 - Number 1 |
December 2016 |
Authors: Virender Singh, Ruchi Gupta |
53aa21bc-5085-4ac6-b5ff-93cc2046a246 |
Virender Singh, Ruchi Gupta . A Novel n-bit Arithmetic Logic Unit Design based on Reversible Logic. National Symposium on Modern Information and Communication Technologies for Digital India. MICTDI2016, 1 (December 2016), 27-30.
In this paper, the design of an N-bit reversible Arithmetic Logic Unit (ALU) is presented. In modern Era of circuit designing, complexity of circuit increases day by day. Hence power dissipation plays important role in designing of any digital circuit. There are two types of power losses, leakage power and dynamic. Reversible logic design can also be used for same objective reversible gates are used which have equal number of inputs and outputs. This research has focused on reducing dynamic power dissipation by reversible logic design which provides substantial reduction in dynamic power dissipation (~50% reduction is observed). The later design is found advantageous over the former irreversible designs in terms of power dissipation.