The week's pick
Random Articles
Reseach Article
Analysis of Low Leakage and High Performance 4 bit CLA Full Adder
| International Conference on Microelectronic Circuit and System |
| Foundation of Computer Science USA |
| MICRO2017 - Number 1 |
| December 2018 |
| Authors: Iti Sharma, Shiraz Husain |
Iti Sharma, Shiraz Husain . Analysis of Low Leakage and High Performance 4 bit CLA Full Adder. International Conference on Microelectronic Circuit and System. MICRO2017, 1 (December 2018), 22-26.
Abstract
This paper presents implementation and analysis of ISCAS 85 74283 and various techniques minimizing the leakage current of ISCAS 85 74283, as leakage current has become a significant contributor of overall power dissipation of CMOS circuits. Various parameters such as effect of variation of supply voltage, width and threshold voltage and their impact on static power have been studied. Minimizing static power is major issue as static power has become comparable to dynamic power at sub-micron technologies. Various CLA is implemented on SPICE at 32nm technology. Leakage current reduction circuit techniques reduces considerable amount of power but may have various trade-offs in terms of delay and area
References
- Wolfgang Arden, Michel Brillouet, partrick Graef, Bert Huizing, Reinhard Mahnkoph, "More than Moore, White Paper," Semiconductor Industry Association, Update 2012. [Online]. Available: http://www. itrs. net/Links/2010ITRS/IRC-ITRS-MtM-v2%203. pdf.
- "International Technology Roadmap for Semiconductors,," Semiconductor Industry Assoc. , 2013. [Online]. Available: http://public. itrs. net.
- M. Hansen, H. Yalcin, and J. P. Hayes,, "Unveiling the ISCAS-85 Benchmarks: A Case Study in Reverse Engineering,," IEEE Design and Test,, Vols. 16, no. 3, pp. 72-80, July-Sept 1999.
- kausik roy, saibal mukhopadhyay hamid mahmoodi- meimand, "leakage current mechanism and leakage reduction techniques in deep submicrometer CMOS circuits," proceedings of IEEE, vol. 91, february 2003.
- Nam Sung Kim, Todd Austin, David Blaauv and Trevor Mudge, Leakage Current: Moore's Law Meets Static Power, IEEE Computer Society, December 2003.
- Mark c Johnson, Dinesh Somasekar, Lin Yin Chou, Kausik Roy , "Leakage control with efficient use of transistor stack in single threshold CMOS," in Proceeding of 36th annual IEEE Design automation Conference, 2002.
- S. Shigemastu, S. mutoh Y. matsua,J. yamada, "1V high speed MTCMOS circuit scheme for power down application," in IEEE Journal of Solid State Circuits, 1995.
- Se Hun Kim, Vincent J. Mooney, "sleepy keeper- a new appproach to low leakage power VLSI Design," in International Conference onVery Large Scale Integration, IEEE 2006.
- Kaijian Shi, David Howard, "Sleep Transistor Design and Implementation – Simple Concepts Yet Challenges," 2007. [Online]. Available: http://blogs. synopsys. com.
- T. Sakurai, "Reducing power consumption of CMOS VLSI's through VDD and VTH control," quality electonic design,2000. ISQED 2000. proceedings. IEEE 2000 firstenational symposium, pp. 417-423, 2000.
Index Terms
Keywords