This paper enumerates low power, high speed design of D flip-flop. It presents various techniques to minimize subthershold leakage power as well as the power consumption of the CMOS circuits. The proposed circuit in this paper shows a design for D flip flop to increase the overall speed of the system as compared to other circuits. This technique allows circuit to achieve lowest power consumption with minimum transistor count.

1. James T. Kao, “Subthreshold leakage control techniques for low Power digital circuits”, Doctor of Philosophy in Electrical Engineering and Computer Science at the Massachusetts Institute of Technology May 2001.
2. Linfeng Li and Jianping Hu “A Transmission Gate Flip - Flop Based on Dual-Threshold CMOS Techniques”, IEEE 2009.
3. Sewan Heo, Youngsoo Shin, “Minimizing leakage of sequential circuits through flip-flop skewing and technology mapping”, Journal of Semiconductor Technology and Science, Vol. 7(4), pp. 215-220, 2007
4. Surya Naik and Rajeevan Chandel, “Design of A Low Power Flip-Flop Using CMOS Deep Submicron Technology”, IEEE 2010 International Conference on Recent Trends in Information, Telecommunication and Computing.
5. M. A. Hernandez and M. L. Aranda, “A Clock Gated Pulse –Triggered D Flip-Flop for Low Power High Performance VLSI Synchronous Systems,” Proceedings of the 6th International Caribben Conference on devices, circuits and systems, Mexico, Apr. 26-28, 2006
6. J.S. Wang, P.H. Yang “A Pulse Triggered TSPC FF for high speed, low power VLSI design applications” IEEE, 1998.
7. Weiqiang Zhang, Linfeng Li, and Jianping Hu, “A New Flip Flop Based on Multiple Leakage Reduction Techniques”, IEEE 2009.
8. N. S. Kim, T. Austin, et al., “Leakage current: Moore’s law meets static power”, Computer, pp. 68-75, Vol. 38(12), 2003.

Low Power MTCMOS