The week's pick
Reseach Article
Design of a Novel Current Starved VCO via Constrained Geometric Programming
| International Symposium on Devices MEMS, Intelligent Systems & Communication |
| Foundation of Computer Science USA |
| ISDMISC - Number 3 |
| None 2011 |
| Authors: B. P. Panda, P. K. Rout, D. P. Acharya, G. Panda |
| bc4051e8-9985-411e-b618-f0649a5c41de |
B. P. Panda, P. K. Rout, D. P. Acharya, G. Panda . Design of a Novel Current Starved VCO via Constrained Geometric Programming. International Symposium on Devices MEMS, Intelligent Systems & Communication. ISDMISC, 3 (None 2011), 37-40.
Abstract
Presently the design of the optimal analog and mixed signal (AMS) circuits with lesser design cycle time is a great challenge for the designers. This paper describes the optimization of the current starved voltage controlled oscillator (CSVCO) circuit. The objective functions and constraints of the CSVCO circuit are in the form of posynomial functions of the design variables. The convex optimization and geometric programming method can well express the posynomial functions. In this work a novel current starved voltage controlled oscillator is designed by using geometric programming. Geometric programming is an efficient optimization technique in which the problem can be formulated as a convex optimization problem to obtain the global optimal solution for the given constraints with lesser design cycle time. The centre frequency of the VCO before and after optimization is 1.012GHz and 1.0000457GHz respectively. After optimization the frequency deviation of the circuit is reduced to .00457% from 1.2%. With this frequency precision the area is also minimized by the geometric programming method.
References
- S.P.Boyd,S.J.Kim,D.D.Patil, and M.A.Horowitz, “ Digital Circuit Optimization via Geometric Programming”, Operations Research, VOL. 53, NO.6,pp.892-932,Nov.2005.
- M.D.M.Hershenson,T.H.Lee and S.P.Boyd,“Optimal Design of CMOS Op-Amp via Geometric Programming,” IEEE Journal of Solid State Circuit, Vol. 37, No. 10, Oct., 2002.
- P. C. Maulik, L. R. Carley, and D. J. Allstot, “Sizing of cell-level analog circuits using constrained optimization techniques,” IEEE Journal of Solid-State Circuits, vol. 28, pp. 233–241, Mar. 1993.
- H. Hindi,”A Tutorial on Convex Optimization”, Palo Alto Research Center, Palo Alto, California
- D.Ghai,S.P.Mohanty, and E. Kougianos, “ Design of Parasitic and Process Variation Aware Nano-CMOS RF Circuits: A VCO Case Study”, IEEE Tran. On Very Large Scale Integration(VLSI) Systems, Vol. 17, No. 9, Sep., 2009.
- R.J.Baker, H.W.Li, and D.E.Boyce, “CMOS Circuit Design, Layout, and Simulation,” IEEE Press Series on Microelectronic Systems, 2002.
- S.M.Kang, and Y.Leblebici, “CMOS Digital Integrated Circuits: Analysis and Design,” McGraw-Hill Publication, 3rd Edition, 2003.
Index Terms
Keywords