In this paper we propose a new 9 transistor 1-bit full adder. The proposed circuit performs efficiently in subthreshold region to employ in ultra low power applications. The main design objective for this new circuit is low power consumption and full voltage swing at a low supply voltage. The proposed cell also remarkably improves the power consumption, power delay product and has better noise immunity when compared to the existing deigns. All simulations are performed on 45nm standard models on Tanned EDA tool version 12.6.

1. Taur, Y, and Ning, T. H. 1998. Fundamentals of modern VLSI devices. Cambridge university press, New York.
2. Chandrakasan, A. P et.al. April 1992. Low power CMOS digital design. in IEEE Jl. Of solid state circuits, vol. 27, pp. 473-484.
3. Kim, C. H. and Roy, K. 2002. Dynamic VTH scaling schema for active leakage power reducing in Proceedings of Design Automation and Test in European Conference and Exhibition, pp.163 – 167.
4. Chowdhury, S. R. Banerjee, A. Roy, A. Saha, H. 2008. A high speed 8 transistor full adder design using novel 3 transistor XOR gates in International Journal of Electronics, Circuits and Systems 2, 217
5. Sharma, T. Sharma, K. G. Singh, B. P. 2010. Energy Efficient 1-bit Full Adder Cell with 45% Reduced Threshold Loss in International Journal of Recent Trends in Engineering, Vol 3, pp. 106-110.
6. Sharma, T. Sharma, K. G. Singh, B. P. 2010. High Performance Full Adder Cell: A Comparative Analysis. 2010 IEEE Student’s Technology Symposium IIT Kharagpur.
7. Wang, A. Calhoun, B. H. and Chandrakasan, A. 2005. Sub-threshold design for ultra low-power systems. Springer publishers.

Subthreshold region full adder low power