CFP last date
20 January 2025
Call for Paper
February Edition
IJCA solicits high quality original research papers for the upcoming February edition of the journal. The last date of research paper submission is 20 January 2025

Submit your paper
Know more
The week's pick
Responsive image
SFLA-Based Line Balancing and Task Optimization in Master-Slave Controlled Hanger Transportation Systems for Garment Production

Duc Hoang Nguyen
Random Articles
Reseach Article

Hardware Simulation of BPSK Modem

Published on April 2013 by Bhosle S. S., S. A. Shirsat, A. D. Jadhav
journal_cover_thumbnail

International Conference and Workshop on Emerging Trends in Technology 2013
Foundation of Computer Science USA
ICWET2013 - Number 2
April 2013
Authors: Bhosle S. S., S. A. Shirsat, A. D. Jadhav
e202202e-6546-4152-acfd-4ef9472f011c

Bhosle S. S., S. A. Shirsat, A. D. Jadhav . Hardware Simulation of BPSK Modem. International Conference and Workshop on Emerging Trends in Technology 2013. ICWET2013, 2 (April 2013), 15-20.

@article{
author = { Bhosle S. S., S. A. Shirsat, A. D. Jadhav },
title = { Hardware Simulation of BPSK Modem },
journal = { International Conference and Workshop on Emerging Trends in Technology 2013 },
issue_date = { April 2013 },
volume = { ICWET2013 },
number = { 2 },
month = { April },
year = { 2013 },
issn = 0975-8887,
pages = { 15-20 },
numpages = 6,
url = { /proceedings/icwet2013/number2/11336-1352/ },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Proceeding Article
%1 International Conference and Workshop on Emerging Trends in Technology 2013
%A Bhosle S. S.
%A S. A. Shirsat
%A A. D. Jadhav
%T Hardware Simulation of BPSK Modem
%J International Conference and Workshop on Emerging Trends in Technology 2013
%@ 0975-8887
%V ICWET2013
%N 2
%P 15-20
%D 2013
%I International Journal of Computer Applications
Abstract

This paper presents the hardware simulation of a BPSK Modulator and Demodulator using Matlab/Simulink environment and System Generator, a tool from Xilinx used for FPGA design of the Modulator and Demodulator. VHDL programming code is used to generate BPSK digital signal. The modulator and demodulator VHDL algorithm has been simulated in MATLAB R2009a and system generators Xilinx ISE 12. 1. This paper also focuses on error performance parameter of BPSK modulation and demodulation schemes in AWGN channel.

References
  1. F. Ahamed, A. Scorpino, "An educational digital communications project using FPGAs to implement a BPSK Detector", IEEE Transactions on Education, Vol. 48, No. 1, 2005, pp. 191-197.
  2. Simon Hykin,"Communication Signals", Fourth edition.
  3. Sarnin, S. S; Kedari, N. ; Mozi, A. M. ; Wahab, N. A. ; Nairn, N. F. ,"Performance Analysis of BPSk and QPSK using error correcting code through AWGN " International conference on Networking and information Technology,2010.
  4. Geetu, Hardeep singh, Malika Singh, " Optimization method for analysis of bit error rate with BPSK modulation technique",International Journal of Scientific and engineering research, volume3Issue 6, June-2012.
  5. S. O. Popescu, A. S. Gontean, F. Alexa, "Improved FPGA-based Detector", 2011 – in press at SACI2011
  6. J. S. Ruque, D. I. Ruiz, C. E. Carrion, "Simulation and implementation of the BPSK modulation on a FPGA Xilinx 3 xcs200-4ftp256, using Simulink and the System Generator Block set for DSP/FPGA".
  7. S. O. Popescu, G. Budura, A. S. Gontean, "Review of PSK and QAM– Digital Modulation Techniques on FPGA", International Joint Conference on Computational Cybernatics and Technical Informatics (ICCC-CONTI), Romania, 2010, pp. 327-332.
  8. J. S. Ruque, D. I. Ruiz, C. E. Carrion, "Simulation and implementation of the BPSK modulation on a FPGA", IEEE transactions on Education, Vol. 48, No. 1,2011.
  9. H. Nguyeu, E. Shwedyle, "A first course in Digital Communications", Cambridge University Press, USA, 2009.
Index Terms

Computer Science
Information Sciences

Keywords

Programmable Array Logic) Awgn (additive White Gaussian Noise) Ber (bit Error Rate) System Generator Xilinx Wavescope Resource Estimator Rrc (root Raised Cosine)