Phase Lock Loop (PLL) is major analog circuit used for many different communication applications such as frequency synthesizer, radio, computer, clock generation and recovery, global positioning system etc. Therefore, the selection criteria for the desired PLL design is a critical and time consuming issue. This paper applies selection of proposed type of PLL for the desired application and analysis of third order PLL. The MATLAB Simulink tool is used for parameter selection and verification. The performance of PLL is tested and calculated for parameters like lock time, lock range, Bandwidth.

1. A. B. Grebene, The monolithic phase-locked loop - a versatile building block, IEEE Spectrum, vol. 8, pp.38-49, March 1971.
2. B. Razavi (ed.), Monolithic Phase-Locked Loops and Clock Recovery Circuits, IEEE 2003.
3. Gursharan Reehal, A Digital Frequency Synthesizer Using Phase Locked Loop Technique” 1998
4. F. M. Gardner, Charge-Pump Phase-Lock Loops, IEEE Trans. On Communications, vol. 28, pp. 1849-1858, November 1980.
5. F.M Gardner, Phase lock Techniques, 2nd ed., John-Wiley & Sons, Inc., NY, 1979.
6. K. H. Cheng, W. B. Yang, and C. M. Ying,A dual-slope phase frequency detector and charge pump architecture to achieve fast locking of phase-locked loop, IEEE Trans. Circuit and System II, vol. 50, pp. 892-896, Nov. 2003.
7. Liu yu-zhen, Design of phase-Locked loop based on SIMULINK, Liaoning Technical University’s Transaction,vo. 23, no. 2, pp. 236–237, 2004.
8. L. C. Liu and B. H. Li,Fast locking scheme for PLL frequency synthesiser Electronics Letters, vol. 40, pp. 918-920, July 2004
9. P.E. Allen ,PLL Design Equations & PLL Measurement” ECE 6440 - Frequency Synthesizers
10. R. E. Best, Phase-Locked Loops: Theory, Design and Applications. New York McGraw-Hill, 1984
11. R.E. Best, Phase-Locked Loops: Design, Simulation, and Applications, 4th edition, McGraw-Hill, 1999 (4th edition)
12. ]T. A. Telba and Abdulhameed Al-MazrooA ,Wideband Low Jitter Frequency Synthesizer Modeling and Simulation, IJCSNS International Journal of Computer Science and Network Security, VOL.10 No.1, January 2010
13. ] Ms. Ujwala A. Belorkar and Dr. S.A.Ladhake ,Dssign of loe power phase Locked Loop (PLL) using 45NM VLSI TECHNOLOGY,International journal of VLSI design & Communication Systems ( LSICS ), Vol.1, No.2, June 2010
14. F. You, and S. He, “Analysis of Third-order Charge Pump PLLs,”IEEE conf., 2004, pp. 1372-1376
15. A.Carlosena, A.M. Lazaro, “A Novel Design Method for Phased-Locked Loops of any Order and Type,” IEEE conf., 2006, pp. 569-573.
16. Yunfei Ye ,Ming Zhang “Analysis and Simulation Three Order Charge Pump Phase Locked Loop” 978-1-4244-2108-4/08/$25.00 © 2008 IEEE

CAD EDA tools Simulink VCO PLL Baseband PLL Charge pump PLL literalized PLL literalized PLL