CFP last date
20 December 2024
Reseach Article

Design of Gain- Boosted Op Amp for Bias-And-Input Interchanging Technique in Low Power Pipelined ADC

Published on None 2011 by D.S.Shylu, D. Jackuline Moni, Ninu Prakash, T.Suganya, D.D.Rajendra Prasad
journal_cover_thumbnail
International Conference on VLSI, Communication & Instrumentation
Foundation of Computer Science USA
ICVCI - Number 13
None 2011
Authors: D.S.Shylu, D. Jackuline Moni, Ninu Prakash, T.Suganya, D.D.Rajendra Prasad
8f4bf8cf-97e7-46ce-86f3-6e1b839df2c7

D.S.Shylu, D. Jackuline Moni, Ninu Prakash, T.Suganya, D.D.Rajendra Prasad . Design of Gain- Boosted Op Amp for Bias-And-Input Interchanging Technique in Low Power Pipelined ADC. International Conference on VLSI, Communication & Instrumentation. ICVCI, 13 (None 2011), 21-24.

@article{
author = { D.S.Shylu, D. Jackuline Moni, Ninu Prakash, T.Suganya, D.D.Rajendra Prasad },
title = { Design of Gain- Boosted Op Amp for Bias-And-Input Interchanging Technique in Low Power Pipelined ADC },
journal = { International Conference on VLSI, Communication & Instrumentation },
issue_date = { None 2011 },
volume = { ICVCI },
number = { 13 },
month = { None },
year = { 2011 },
issn = 0975-8887,
pages = { 21-24 },
numpages = 4,
url = { /proceedings/icvci/number13/2726-1505/ },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Proceeding Article
%1 International Conference on VLSI, Communication & Instrumentation
%A D.S.Shylu
%A D. Jackuline Moni
%A Ninu Prakash
%A T.Suganya
%A D.D.Rajendra Prasad
%T Design of Gain- Boosted Op Amp for Bias-And-Input Interchanging Technique in Low Power Pipelined ADC
%J International Conference on VLSI, Communication & Instrumentation
%@ 0975-8887
%V ICVCI
%N 13
%P 21-24
%D 2011
%I International Journal of Computer Applications
Abstract

This paper presents the design and implementation of low power Pseudo-differential bias-and-input interchange telescopic op- amp architecture. Op-amps sharing between two stages in one channel or across two parallel channels reduce the number of op-amps. The op-amp sharing technique reduces the number of active op-amps by about half and thus reduces the power consumption. In op-amp–sharing architectures, bias-and-input interchanging (BII) technique is used in which the op-amp summing nodes is resetted to remove the effect of residue signals in pipelined ADC. In the BII technique, the pseudo differential (PD) BII op-amp architecture is developed. Pipelined ADC is designed using 180nm technology.

References
  1. Chun-Hsien Kuo and Tai-Haur Kuo,‖Capacitor-Swapping Cyclic A/D Conversion Techniques with Reduced Mismatch Sensitivity‖ IEEE Trans. on Circuits and systems—II: Express Briefs, vol. 55, no. 12, December 2008.
  2. C.-H. Kuo, T.-H. Kuo, and K.-L. Wen, ―Bias-and-Input Interchanging Technique for Cyclic/Pipelined ADCs With Opamp Sharing‖, IEEE Trans. on Circuits and systems—ii: Express Briefs, vol. 57, no. 3, March 2010.
  3. G. Nicollini, F. Moretti, and M. Conti, ―High-frequency fully differential filter using operational amplifiers without common-mode feedback,‖ IEEE J. Solid-State Circuits, vol. 24, pp. 803–813, June 1989.
  4. Kush Gulati and Hae-Seung Lee, ―A High-Swing CMOS Telescopic Operational Amplifier‖, IEEE J. Solid-State Circuits, vol. 33, no. 12, December 1998.
  5. D. Miyazaki, S. Kawahito, and M. Furuta, ―A 10-b 30-MS/s low-power pipelined CMOS A/D converter using a pseudodifferential architecture,‖ IEEE J. Solid-State Circuits, vol. 38, no. 2, pp. 369–373, Feb. 2003.
  6. Y. Chiu, P. R. Gray, and B. Nikolic, ―A 14-b 12-MS/s CMOS pipeline ADC with over 100-dB SFDR,‖ IEEE J. Solid-State Circuits, vol. 39, no. 12, pp. 2139–2151, Dec. 2004.
Index Terms

Computer Science
Information Sciences

Keywords

Analog to digital converter (ADC) Operational amplifier (Op-amp) op-amp sharing