The week's pick
Reseach Article
New Efficient 2T AND Gate Design
| International Conference on VLSI, Communication & Instrumentation |
| Foundation of Computer Science USA |
| ICVCI - Number 11 |
| None 2011 |
| Authors: Tripti Sharma, K.G.Sharma, Km. Deepmala, B.P.Singh |
| a13ddb40-07b4-4432-a36b-e330b5d52b11 |
Tripti Sharma, K.G.Sharma, Km. Deepmala, B.P.Singh . New Efficient 2T AND Gate Design. International Conference on VLSI, Communication & Instrumentation. ICVCI, 11 (None 2011), 30-33.
Abstract
This paper proposes a new design of 2T AND gate. Performance comparison of proposed gate with existing 2T GDI technique is presented. Different methods have been compared with respect to the number of devices, power consumption, power-delay product, temperature sustainability and noise immunity in order to prove the superiority of proposed design over existing 2T gate design. The simulation has been carried out on Tanner EDA tool on BSIM3v3 90nm technology.
References
- N. Weste and K. Eshraghian, Principles of CMOS digital design. Reading, MA: Addison-Wesley, pp. 304–307.
- A. P. Chandrakasan, S. Sheng, and R. W. Brodersen, “Low- power CMOS digital design,” IEEE J. Solid-State Circuits, vol. 27, pp. 473–484, Apr. 1992.
- W. Al-Assadi, A. P. Jayasumana, and Y. K. Malaiya, “Pass-transistor logic design,” Int. J. Electron., vol. 70, pp. 739–749, 1991.
- I. S. Abu-Khater, A. Bellaouar, and M. I. Elmastry, “Circuit techniques for CMOS low-power high- performance multipliers,” IEEE J. Solid-State Circuits, vol. 31, pp. 1535–1546, Oct. 1996.
- K. Yano, Y. Sasaki, K. Rikino, and K. Seki, “Top-down pass-transistor logic design,” IEEE J. Solid-State Circuits, vol. 31, pp. 792–803, June 1996.
- R. Zimmermann and W. Fichtner, “Low-power logic styles: CMOS versus pass-transistor logic,” IEEE J. Solid-State Circuits, vol. 32, pp. 1079–1090, June 1997.
- J. P. Uyemura, Circuit Design for CMOS VLSI. Norwell, MA: Kluwer Academic, 1992, pp. 88–129.
- S. Veeramachaneni, M.B.Srinivas, “New Improved 1-Bit Full Adder Cells,” CCECE/ CCGEI, Niagara Falls. Canada, p. 735, May 5-7 2008.
- D.Wang, M.Yang, W.Cheng, X.Guan, Z.Zhu, Y.Yang, “Novel Low Power Full Adder Cells in 180nm CMOS Technology,” in Prod. IEEE ICIEA, p. 430, 2009.
- P.M. Lee, C.H. Hsu, Y.H. Hung, “Novel 10-T Full Adder realized by GDI Structure”, 2007 IEEE international symposium on integrated circuits (ISIC-2007), pp. 115-118.
- Arkadiy Morgenshtein, Alexander Fish, and Israel A. Wagner, “Gate-Diffusion Input (GDI): A Power-Efficient Method for Digital Combinatorial Circuits,” IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, vol. 10, No. 5, pp. 566-581, Oct. 2002 .
Index Terms
Keywords