The computer screen processing based machine learning algorithms is envisaged for future knowledge management applications. The front end based information retrieval is quite similar to human method of information access from computer. The proposed architecture is highly computational intensive and mostly performs image processing algorithms for extracting the information from the screen image. An FPGA based hardware accelerator is proposed for this application. The Xilinx Spartan-6 FPGA board is used for realizing morphological image processing modules along with Microblaze soft core. The Microblaze software performs the control operation and provides 100 Mbps Ethernet access to PC. The image processing modules are verified working at 100 MHz clock with chipscope occupying 70% of the selected Spartan-6 LX45 device along with Microblaze soft core.

1. Tsung-Teng Chen 1, Maria R. Lee ," Revealing The Research Themes And Trends In knowledge Management Studies ", International Conference on Machine Learning and Cybernetics, pp 320 – 325, July 2008 .
2. Ramirez, J. M. ; Flores, E. M. ; Martinez-Carballido, J. ; Enriquez, R. ; Alarcon-Aquino, V. ; Baez-Lopez, D. , "An FPGA-based Architecture for Linear and Morphological Image Filtering", 20th International Conference on Electronics, Communications and Computer (CONIELECOMP), pp 90 - 95 , Feb. 2010 .
3. John A. Kalomiros , John Lygouras , "A host/co-processor FPGA-based Architecture for Fast Image Processing", Workshop on Intelligent Data Acquisition and Advanced Computing Systems: Technology and Applications, pp 373 – 378, September 2007.
4. Miaoqing Huang', Olivier Serres, Sergio Lopez-Buedo , Tarek El-Ghazawil and Greg Newby, "An Image Processing Architecture To Exploit I/O Bandwidth On Reconfigurable Computers", 4th Southern Conference on Programmable Logic, ,pp257 – 260, March 2008.
5. Haiqian Yu, Miriam Leeser, "Automatic Sliding Window Operation Optimization for FPGA-BasedComputing Boards", 14th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, FCCM '06, pp 76 – 88, April 2006.
6. Griselda Saldaña1, Miguel Arias-Estrada2, "A low-level image processing algorithms accelerator platform", 18th International Conference on Electronics, Communications and Computers, pp 117 – 122, March 2008.
7. Jan Kloub, Petr Honz´?k and Martin Dan?ek, "Reconfigurable Hardware Objects for Image Processing on FPGAs", IEEE 13th International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS), pp 121 – 122, April 2010.
9. Ramirez, J. M. ; Flores, E. M. ; Martinez-Carballido, J. ; Enriquez, R. ; Alarcon-Aquino, V. ; Baez-Lopez, D. , "An FPGA-based Architecture for Linear and Morphological Image Filtering", 20th International Conference on Electronics, Communications and Computer (CONIELECOMP), pp 90 - 95 , Feb. 2010 .
11. Marek Gorgon, Jaromir Przybylo, "FPGA based controller for heterogenous image processings ystem" Euromicro Symposium on Digital Systems, Design, pp 453 – 457, August 2002.
12. www. xilinx. com/support/documentation/sw. . . /mb_ref_guide. pdf

Knowledge Management Machine Learning Computer Screen Processing Morphological Image Processing