CFP last date
20 January 2025
Call for Paper
February Edition
IJCA solicits high quality original research papers for the upcoming February edition of the journal. The last date of research paper submission is 20 January 2025

Submit your paper
Know more
The week's pick
Responsive image
SFLA-Based Line Balancing and Task Optimization in Master-Slave Controlled Hanger Transportation Systems for Garment Production

Duc Hoang Nguyen
Random Articles
Reseach Article

Design and Simulation of DAC on the basis of Capacitor Array

Published on October 2015 by Pranit G. Konde, R. N. Mandavgane, A. P. Bagade
journal_cover_thumbnail

International Conference on Advancements in Engineering and Technology (ICAET 2015)
Foundation of Computer Science USA
ICQUEST2015 - Number 2
October 2015
Authors: Pranit G. Konde, R. N. Mandavgane, A. P. Bagade
20e24d71-0902-4f9b-a66e-39f134646f8d

Pranit G. Konde, R. N. Mandavgane, A. P. Bagade . Design and Simulation of DAC on the basis of Capacitor Array. International Conference on Advancements in Engineering and Technology (ICAET 2015). ICQUEST2015, 2 (October 2015), 8-11.

@article{
author = { Pranit G. Konde, R. N. Mandavgane, A. P. Bagade },
title = { Design and Simulation of DAC on the basis of Capacitor Array },
journal = { International Conference on Advancements in Engineering and Technology (ICAET 2015) },
issue_date = { October 2015 },
volume = { ICQUEST2015 },
number = { 2 },
month = { October },
year = { 2015 },
issn = 0975-8887,
pages = { 8-11 },
numpages = 4,
url = { /proceedings/icquest2015/number2/22985-2749/ },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Proceeding Article
%1 International Conference on Advancements in Engineering and Technology (ICAET 2015)
%A Pranit G. Konde
%A R. N. Mandavgane
%A A. P. Bagade
%T Design and Simulation of DAC on the basis of Capacitor Array
%J International Conference on Advancements in Engineering and Technology (ICAET 2015)
%@ 0975-8887
%V ICQUEST2015
%N 2
%P 8-11
%D 2015
%I International Journal of Computer Applications
Abstract

DAC can be basically design on the basis of capacitor array by applying a specific amount of voltage and some circuitries are also included for the proper functioning of the system. The designing of DAC is performed on the basis of capacitor array and the circuits will gives better results. When a DAC is used to decode the binary digital signals, meaningful output appears. The 10 bit digital signals and inverters are used for the specific design and for the efficient and necessary results the capacitors are used which are connected with inverters which are further interconnected with each other to form the final DAC output properly in order to give the better result for the double-tail comparator. And similarly on the basis of this result we can easily design the substitute module which is necessary.

References
  1. Samaneh Babayan-Mashhadi, and Reza Lotfi, "Analysis And Design of a Low-Voltage Low-Power Double-Tail Comparator" in. proc. IEEE. Int. Midwest Symp. Circuits syst. papers, vol. 22, pp. 1063-8210, Feb. 2014.
  2. P. M. Figueiredo and J. C. Vital, "Kickback noise reduction technique For CMOS latched comapartors," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 53, no. 7, pp. 541–545, Jul. 2006.
  3. J. Li and U. Moon, "High-speed pipelined ADC using Time-shifted CDS technique," in Proc. IEEE Int. Symp. Circuits Syst, vol. I May 2002, pp. 909–912.
  4. Masaya Miyahara, Akira Matsuzava, "A Low-Offset Latched Comparator Using Zero-Static Power Dynamic Offset Cancellation Technique,"IEEE A Solid-state Circuits, Vol. 56, no. 5, pp. 911-919, May 2009.
  5. Brian P. Ginsburg, and Anantha P. Chandrakasan,"500- MS/s 5-bit ADC In 65-nm CMOS with Split Capacitor Array DAC," IEEE A Solid-state Circuits, vol. 42, no. 4, pp. 0018-9200, April 2007.
  6. Chih-Wen Lu, Ping-Yeh Yin, and Ching-Min Hsiao," A10-bit Resistor-Floating-Resistor-String DAC (RFR- DAC) for High Color-Depth LCD Driver ICs," IEEE A Solid-states Circuits, vol. 47, no. 10, October 2012.
  7. A. Ali and K. Nagaraj, "Correction of operational amplifier gain error in Pipelined A/D converters," in Proc. IEEE Int. Symp. Circuits and Systems, vol. I, May 2001, pp. 568–571.
  8. B. P. Ginsburg and A. P. Chandrakasan, "An energy-efficient charge recycling approach for a SAR converter Withcapacitive DAC," in Proc. IEEE Int. Symp. Circuits andSystems, 2005, vol. 1, pp. 184–187.
  9. C. -H. Lin and K. Bult, "A 10-b, 500-MSample/s CMOS DAC in 0. 6mm,"IEEE J. Solid-State Circuits, vol. 33, no. 12, pp. 1948–1958, Dec. 1998.
  10. G. Promitzer, "12-bit low-power fully differential switched capacitorNoncalibrating successive approximation ADC with 1 MS/s," IEEE J. Solid-State Circuits, vol. 36, no. 7, pp. 1138–1143, Jul. 2001.
  11. J. -K. Woo, D. -Y. Shin, D. -K. Jeong, and S. Kim, "High-speed 10-bitLCD column driver with a split DAC and a Class-AB output buffer,"IEEE Trans. Consum. Electron, vol. 55, no. 3, pp. 1431–1438, Aug. 2009.
  12. M. J. Bell, "An LCD column driver using a switch Capacitor DAC,"IEEE J. Solid-State Circuits, vol. 40, no. 12, pp. 2756–2765, Dec. 2005
  13. C. -W. Lu, C. -C. Shen and W. -C. Chen, "An area-efficient fully R-DAC-based TFT-LCD column driver," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 57, no. 10, pp. 2588–2601, Aug. 2010.
  14. Y. -C. Sung, S. -M. So, J. -K. Kim and O. -K. Kwon, "10 bit source Driver with resistor-resistor-string digital to analog converter," in SIDInt. Symp. , Seminar &Exhibition Dig. Tech. Papers, May 2005, vol. 36, no. 1, pp. 1099–1101.
Index Terms

Computer Science
Information Sciences

Keywords

Dac Digital-to-analog Conversion Inverter Capacitors Array.