Cryptography is the science of writing in secret code and is an ancient art. Cryptography not only protects data from theft or alteration, but can also be used for user authentication. In cryptography, encryption is the conversion of data into a form called a cipher text that cannot be easily understood by unauthorized people. Decryption is the process of converting encrypted data back into its original form, so it can be understood. Cryptographic algorithms are at the heart of secure systems worldwide, providing encryption for millions of sensitive financial government & private transactions daily. In "AESTHETIC Processors Using AES Architecture for Flexible Security ", AES algorithm can be used for high speed and for high throughput. AESTHETIC processor supports original algorithm and also provides flexibility to configure the parameters of each of four transforms defined in AES algorithm. In this project it is proposed to develop a multiple AESTHETIC processor to achieve high speed and enhance the security level. The architecture performs encryption and decryption of large data with 128-bit key in CBC mode using on-the-fly key generation & composite field S-Box

1. Mao-Yin Wang, Chih-Pin Su, Chia-Lung Horng,cheng Wen Wu, and Chih-Tsun Huang, "Single- and Multi-core Configurable AES Architectures for Flexible Security. IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 2010, pp 541-552.
2. C. -P. Su, C. -L. Horng, C. -T. Huang, and C. -W. Wu, "A configurable AES processor for enhanced security," in Proceedings ASP-DAC, 2005, pp. 361–366.
3. E. J. Swankoski, R. R. Brooks, V. Narayanan, M. Kan- demir, and M. J. Irwin, "A parallel architecture for secure FPGA symmetric encryption," in Proceedings 18th International. Parallel Distribution Processing Symposium, Santa Fe, NM, . 2004, p. 132.
4. S. Mangard, M. Aigner, and S. Dominikus, "A highly regular and scalable AES hardware architecture," IEEE Transaction on Computers, 2003. pp. 483–491.
5. J. H. Shim, D. W. Kim, Y. K. Kang, T. W. Kwon, and J. R. Choi, "A rijndael cryptoprocessor using shared on-the-fly key scheduler," in Proc. 3rd IEEE Asia-Pacific Conference ASIC, Taipei, Taiwan, Aug. 2002, pp. 89–92.
6. S. Morioka and A. Satoh, "A 10 Gbps full-AES crypto design with a twisted-BDD S-Box architecture," in Proceedings. IEEE ICCD, 2002, pp. 98–103
7. J. Wolkerstorfer, E. Oswald, and M. Lamberger, "An ASIC implementation of the AES S-Boxes," in CT-RSA 2002. , pp. 67–78.
8. National Institute of Standards and Technology, Springfield, VA, "Advanced Encryption Standard (AES)," Nov. 2001.
9. P. Chodowiec, P. Khuon, and K. Gaj, "Fast implementations of secret key block ciphers using mixed inner- and outer-round pipelining," in Proceedings International Symposium Field Programmable Gate Arrays, Monterey, CA, 2001, pp. 94–102
10. V. Fischer and M. Drutarovsky, "Two methods of Rijndael implementation in reconfigurable hardware," in Cryptographic Hardware and Embedded Systems (CHES), 2001, pp. 77–92.

Aesthetic Processor Aes Algorithm Cryptography Cbc Mode