CFP last date
20 January 2025
Reseach Article

Compression of FPGA Bit stream using modified Decode Aware Placement Algorithm

Published on December 2013 by R. Saranya, S. Kousalya Devi, V. Lakshmi Prabha
International Conference on Innovations In Intelligent Instrumentation, Optimization and Electrical Sciences
Foundation of Computer Science USA
ICIIIOES - Number 7
December 2013
Authors: R. Saranya, S. Kousalya Devi, V. Lakshmi Prabha
5936c440-3196-483b-bdd5-7bbbbfea66fd

R. Saranya, S. Kousalya Devi, V. Lakshmi Prabha . Compression of FPGA Bit stream using modified Decode Aware Placement Algorithm. International Conference on Innovations In Intelligent Instrumentation, Optimization and Electrical Sciences. ICIIIOES, 7 (December 2013), 21-25.

@article{
author = { R. Saranya, S. Kousalya Devi, V. Lakshmi Prabha },
title = { Compression of FPGA Bit stream using modified Decode Aware Placement Algorithm },
journal = { International Conference on Innovations In Intelligent Instrumentation, Optimization and Electrical Sciences },
issue_date = { December 2013 },
volume = { ICIIIOES },
number = { 7 },
month = { December },
year = { 2013 },
issn = 0975-8887,
pages = { 21-25 },
numpages = 5,
url = { /proceedings/iciiioes/number7/14329-1604/ },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Proceeding Article
%1 International Conference on Innovations In Intelligent Instrumentation, Optimization and Electrical Sciences
%A R. Saranya
%A S. Kousalya Devi
%A V. Lakshmi Prabha
%T Compression of FPGA Bit stream using modified Decode Aware Placement Algorithm
%J International Conference on Innovations In Intelligent Instrumentation, Optimization and Electrical Sciences
%@ 0975-8887
%V ICIIIOES
%N 7
%P 21-25
%D 2013
%I International Journal of Computer Applications
Abstract

FPGA uses a promising technology for developing high-performance embedded systems. Reconfiguration systems widely uses Field Programmable Gate Arrays and configured using bitstream often loaded from memory. The Bitstream Compression and Decompression technique reduce the size of the bitstream and also limits the memory constraint. The Compression mechanism improves the access bandwidth for communication and thereby decreases the reconfiguration time. The Existing Approach implements the combination of techniques Dictionary Selection, Bitmask Selection and Run Length Encoding with Decode-aware Placement technique. The drawback of this approach is the extent of continuous variation of bitstream in the Run Length Encoding. The proposed work of this paper is Golomb Encoding in place of Runlength encoding known as modified Decode Aware Compression method. Golomb Encoding is a compression technique which is capable of compressing larger size data into smaller size data. In addition, the achieved Compression Ratio is independent of the decompression hardware. It depends only on the entropy of the configuration bitstream. Finally, a time to configure FPGA depends only on the data rate of the configuration mechanism. The speed of a memory stores the configuration data, and the size of the configuration bit-stream.

References
  1. Drisya. M. K and Senoj Joseph (2012), 'Compression of FPGA Bitstreams – A Comparsion,' Bonfring International Journal of Power Systems and Integrated Circuits.
  2. Chetan Muthry, Prabhat Mishra, and Xiaoke Qin March (2011), 'Decoding – Aware Compression of FPGA Bitstreams,' IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
  3. Chetan Murthy and Prabhat Mishra (2009), 'Lossless Compression using Efficient Encoding of Bitmask,' IEEE Computer Society Annual Symposium on VLSI.
  4. Beckhoff. C, Koch. D and Teich. J (2007), 'Bitstream Decompression for High Speed FPGA Configuration from Slow Memories,' in Proc. ICFPT.
  5. Cotofana. J and Stefan. R (2008), 'Bitstream compression techniques for Virtex 4 FPGAs,' in Proc. Int. Conf. Field Program. Logic Appl.
  6. Dandalis. A, Prasanna. V. K (2005), 'Configuration compression for FPGA-based embedded systems,' IEEE Trans. Very Large Scale Integr. (VLSI) Syst.
  7. H'ng. G. H, Halim. Z. A and Salleh. M. F. M (2008), 'Golomb Coding Implementation in FPGA,' http://fke. utm. my/elektrika.
  8. Hauck. S and Wilson. W (1999), 'Runlength compression techniques for fpga configuration,' in Proc. FCCM.
  9. Kanad Basu and Prabhat Mishra (2008), 'A Novel Test-Data Compression Technique using Application-Aware Bitmask and Dictionary Selection Methods,' Published by ACM.
  10. Kanad Basu and Prabhat Mishra (2010), 'Test Data Compression Using Efficient Bitmask and Dictionary Selection Methods,' IEEE Trans. VLSI Syst.
  11. Li. L and Touba. N. A (2003), 'Test data compression using dictionaries with selective entries and fixed-length indices,' ACM Trans. Des. Autom. Electron. Syst.
  12. Mitra. T, Pan. J. H and W. F. Wong (2004), 'Configuration bitstream compression for dynamically reconfigurable FPGAs,' in Proc. Int. Conf. Comput. -Aided Design.
  13. Mishra. P and Seong. S. W (2006), 'A Bitmask-Based Code Compression Technique for Embedded Systems,' in Proc. ICCAD.
Index Terms

Computer Science
Information Sciences

Keywords

Bitmask Based Compression Decompression Hardware Golomb Coding Decode Aware Placement Algorithm.