CFP last date
20 January 2025
Reseach Article

2d Threshold and Tran conductance to Drain Current Ratio Modeling of Triple Material Double Gate (Tmdg) Mosfet

Published on December 2013 by P. Suveetha Dhanaselvam, N. B. Balamurugan, N. Abrosebanu, K. Gowsika, V. Rajakamachi
International Conference on Innovations In Intelligent Instrumentation, Optimization and Electrical Sciences
Foundation of Computer Science USA
ICIIIOES - Number 7
December 2013
Authors: P. Suveetha Dhanaselvam, N. B. Balamurugan, N. Abrosebanu, K. Gowsika, V. Rajakamachi
4a1c1884-5ff8-447d-9d17-cd5bdfada65f

P. Suveetha Dhanaselvam, N. B. Balamurugan, N. Abrosebanu, K. Gowsika, V. Rajakamachi . 2d Threshold and Tran conductance to Drain Current Ratio Modeling of Triple Material Double Gate (Tmdg) Mosfet. International Conference on Innovations In Intelligent Instrumentation, Optimization and Electrical Sciences. ICIIIOES, 7 (December 2013), 1-5.

@article{
author = { P. Suveetha Dhanaselvam, N. B. Balamurugan, N. Abrosebanu, K. Gowsika, V. Rajakamachi },
title = { 2d Threshold and Tran conductance to Drain Current Ratio Modeling of Triple Material Double Gate (Tmdg) Mosfet },
journal = { International Conference on Innovations In Intelligent Instrumentation, Optimization and Electrical Sciences },
issue_date = { December 2013 },
volume = { ICIIIOES },
number = { 7 },
month = { December },
year = { 2013 },
issn = 0975-8887,
pages = { 1-5 },
numpages = 5,
url = { /proceedings/iciiioes/number7/14325-1592/ },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Proceeding Article
%1 International Conference on Innovations In Intelligent Instrumentation, Optimization and Electrical Sciences
%A P. Suveetha Dhanaselvam
%A N. B. Balamurugan
%A N. Abrosebanu
%A K. Gowsika
%A V. Rajakamachi
%T 2d Threshold and Tran conductance to Drain Current Ratio Modeling of Triple Material Double Gate (Tmdg) Mosfet
%J International Conference on Innovations In Intelligent Instrumentation, Optimization and Electrical Sciences
%@ 0975-8887
%V ICIIIOES
%N 7
%P 1-5
%D 2013
%I International Journal of Computer Applications
Abstract

VLSI technology is constantly evolving towards smaller line widths. In this paper analytical modeling for triple material double gate (TMDG) MOSFETs has been presented in the field of VLSI technology. An entire circuit is manufactured in a single piece of silicon. The level of integration of silicon technology as measured in terms of number of devices per IC. This leads to the concept of scaling in MOSFET devices. And further MOSFET occupies much smaller area of silicon than the equivalent BJT, due to which MOSFET requires less current and less power than its bipolar counterpart. SCALING enhances the design or manufacturing of extremely small complex circuitry using modified semiconductor material. The miniaturisation is achieved through scaling in two ways – size reduction of the individual devices and increase in the chip or dice size. But eventually scaling leads to short channel effects(SCEs). So, the main objective of our project is to reduce the short channel effects (SCEs) and threshold voltage roll off by using triple material double gate MOSFET (TMDG) in which the gate is made of three materials with different work functions. The 2D Poisson's equation is solved for surface potential threshold voltage and electric field using parabolic approximation method and the work is extended to obtain transconductance for TMDG. Future work of our paper is extended to solve above mentioned parameters using Superposition method.

References
  1. Taur, Y; Ning, H; (2004) . Fundamentals of Modern VLSI Devices Cambridge University Press, Cambridge
  2. Long, W; Chin, K. K ;( 1997):Tech. Dig. - Int. Electron Devices Meet. 549.
  3. Reddy, G. V; Kumar, M. J; (2005) IEEE Trans Nano Technol4, 260
  4. Zhou, X; Long, ,W; (1998 . ) 45, 2546
  5. Razavi, P; Orouji, A. A; (29 September-4 October 2008): Advances in Electronics and Micro-electronics, Valencia, Spain.
  6. Young, K. K;( 1989):IEEE Trans Electron Devices 36, 399
  7. Long, W; Ou, H; Kuo, J. M. ; Chin, K. K. ;(1999) . , IEEE Trans Electron Devices 46, 865
  8. Kumar, M. J. ; Orouji, A. A; Dhakad, H; (2006). IEEE Trans Electron Devices, 920
  9. Kumar, M. J; Chaudhry, A; (2004) IEEE Trans Electron Devices 51, 569
  10. Tiwari, S; Kumar, H; Cohen, S; (1998):Tech. Dig. - Int. Electron Devices Meet. 737
  11. El Hamid, H. A; Guitar, J. R; Iniguez, B(2007) : IEEE Trans Electron Devices 54, 1402
  12. Oh, S-H; Monroe, D; Hergenrother, J-M;(2000):IEEE Trans Electron Devices21, 445
  13. Q. Chen, E. M. Harrell, II, and J. D. Meindl(2003), IEEE Trans. Electron Devices 50, 1631
  14. Tsormpatzoglou, C. A. Dimitriadis, R. Clerc, G. Pananakakis, and G. Ghibaudo(2008), IEEE Trans. Electron Devices 55, 2512
  15. P. Francis, A. Terao, D. Flandre, and F. Van de Wiele(1994), IEEE Trans. Electron Devices 41,715
Index Terms

Computer Science
Information Sciences

Keywords

Transconductance tmdg thresholdvoltage Surface Potential Sce electric Field scaling