Power Consumption being the prime concern of VLSI designers has always been the source of motivation behind today's VLSI state of the art. Adiabatic technique is an emerging field promising significant reduction in the power consumption of the chip. Among several existing techniques, exhaustive comparison is made between SCRL, ECRL and PFAL techniques. The performance of each circuit is studied in terms of the maximum frequency of operation, area overhead over its conventional counterpart and the circuit energy consumption with different load capacitance. Power measured for adiabatic logic techniques and conventional CMOS circuit shows substantial difference in values. Circuit simulation is carried out in LTSPICE.

1. Yong Moon, Deog-Kyoon, An Efficient Charge Recovery Logic Circuit, IEEE journal of Solid-state Circuits, Vol. 31, No. 4 , April 1996.
2. A. Rajesh, Dr. B. L. Raju, Dr. K. Chenna Kesava Reddy, Reduction Of Power Dissipation & Parameter Variation In VlSI Circuits For SOC, International Journal of Review in Electronics & Communication Engineering (IJRECE),Volume 2 - Issue 3 June 2014
3. LTspice/SwitcherCAD III, Version 2. 24i, US Pacific
4. Anu Priya, Amrita Rai, "Adiabatic Technique for Power Efficient Logic Circuit Design", IJECT Vol. 5, Issue 1, Jan - March 2014
5. Ashmeet Kaur Bakshi, Manoj Sharma, Design of Basic Gates using ECRL and PFAL, IEEE, 2013.
6. Arun Kumar, Manoj Sharma, Design and analysis of MUX using adiabatic techniques ECRL and PFAL, IEEE , 2013.
7. A. Vetuli, S. Di Pascoli, and L. M. Reyneri, "Positive feedback in adiabatic logic, Electron. Lett", Vol. 32, Sept. 1996.
8. V. S. Kanchana Bhaaskaran, Asymmetrical Positive Feedback Adiabatic Logic for Low Power and Higher Frequency, International Conference on Advances in Recent Technologies in Communication and Computing, 2010.
9. A. Blotti, S. Di Pascoli and R, Saletti, Sim le model for positive-feedback Estimation adiab atic logic, Electronics letters, 20th January 2000 Vol. 36 No. 2
10. Arjun Mishra, Neha Singh, "Low Power Circuit Design Using Positive Feedback Adiabatic Logic (PFAL)", International Journal of Science and Research, 2012
11. R. Swapna, Mr. Shoban Mude, "Expertise the Energy for VLSI Circuit Design using Adiabatic Process", International Journal of Reviews On Recent Electronics and Computer Science, Issue-6, Volume-1, October 2013.
12. Aruna Rani, Poonam Kadam, "Adiabatic Split Level Charge Recovery Logic Circuit", International Journal of Computer Applications, Vol. 65– No. 25, March 2013.

Adiabatic Technique Power Conventional Cmos Circuit