CFP last date
20 January 2025
Call for Paper
February Edition
IJCA solicits high quality original research papers for the upcoming February edition of the journal. The last date of research paper submission is 20 January 2025

Submit your paper
Know more
The week's pick
Responsive image
Implementation of Feature Selection Using Correlation Matrix in Python

Ahmad Farhan AlShammari
Random Articles
Reseach Article

An Optimized Circuit of 8:1 Multiplexer Circuit using Reversible Logic Gates

Published on March 2015 by O.p.singh, Vandana Shukla, G. R. Mishra, R. K.tiwari
journal_cover_thumbnail

International Conference on Communication, Computing and Information Technology
Foundation of Computer Science USA
ICCCMIT2014 - Number 3
March 2015
Authors: O.p.singh, Vandana Shukla, G. R. Mishra, R. K.tiwari
471ab4d0-abac-4b9f-ac68-7f8087701446

O.p.singh, Vandana Shukla, G. R. Mishra, R. K.tiwari . An Optimized Circuit of 8:1 Multiplexer Circuit using Reversible Logic Gates. International Conference on Communication, Computing and Information Technology. ICCCMIT2014, 3 (March 2015), 17-20.

@article{
author = { O.p.singh, Vandana Shukla, G. R. Mishra, R. K.tiwari },
title = { An Optimized Circuit of 8:1 Multiplexer Circuit using Reversible Logic Gates },
journal = { International Conference on Communication, Computing and Information Technology },
issue_date = { March 2015 },
volume = { ICCCMIT2014 },
number = { 3 },
month = { March },
year = { 2015 },
issn = 0975-8887,
pages = { 17-20 },
numpages = 4,
url = { /proceedings/icccmit2014/number3/19782-7028/ },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Proceeding Article
%1 International Conference on Communication, Computing and Information Technology
%A O.p.singh
%A Vandana Shukla
%A G. R. Mishra
%A R. K.tiwari
%T An Optimized Circuit of 8:1 Multiplexer Circuit using Reversible Logic Gates
%J International Conference on Communication, Computing and Information Technology
%@ 0975-8887
%V ICCCMIT2014
%N 3
%P 17-20
%D 2015
%I International Journal of Computer Applications
Abstract

Designing of reversible circuit has become the promising area for researchers. The designing of digital circuits using reversible logic should have zero power loss in ideal conditions. However in practical aspect, it does not occur. This paper illustrates an optimized 8:1 multiplexer circuit grounded on reversible logic using a combination of available reversible logic gates. The multiplexer is optimized on the basis of two parameters namely total number of reversible gates used in the design of the circuits and total garbage outputs generated. This circuit is more advantageous for further designing of any digital circuit with low power loss. The devices designed through this circuit would have better performance as compared to the existing circuits.

References
  1. Christian Baumann, "Field Programmable Gate Array (FPGA)", Summary paper for the seminar "Embedded System Architecture", University of Innsbruck, January 13, 2010.
  2. R. Landauer, "Irreversibility and Heat Generation in the Computational Process", IBM Journal of Research and Development, 5, pp. 183- 191, 1961.
  3. C. H. Bennett, "Logical Reversibililty of Computation", IBM J. Research and Development, pp. 525- 532, November 1973.
  4. M. P Frank, "Introduction to Reversible Computing: Motivation, Progress and Challenges", Proceedings of the 2nd Conference on Computing Frontiers, pp. 385–390, 2005.
  5. T. Toffoli, "Reversible Computing", Tech memo MIT/LCS/ TM-151, MIT Lab for Computer Science, 1980.
  6. E. Fredkin and T. Toffoli, "Conservative Logic", Int'l J. Theoretical Physics, Vol. 21, pp. 219- 253, 1982.
  7. H. Thapliyal and N. Ranganathan, "Design of Reversible Sequential Circuits Optimizing Quantum Cost, Delay and Garbage Outputs," ACM Journal of Emerging Technologies in Computing Systems, Vol. 6, No. 4, pp. 14:1–14:35, Dec. 2010.
  8. R. Feynman, "Quantum Mechanical Computers" , Optics News, Vol. 11, pp. 11-20, 1985.
  9. Peres, "Rversible Logic and Quantum Computers", Physical review A, 32:3266-3276, 1985.
  10. D. P. Vasudevan, P. K. Lala , J. Di and J. P Parkerson, "Reversible–Logic Design with Online Testability", IEEE Trans. on Intrumentation and Measurement, Vol. 55, No. 2, pp. 406 -414, April 2006.
  11. P. Kemtopf, "Synthesis of Multipurpose Reversible Logic Gates", Euromicro Symposium on Digital System Design (DSD'02), pp. 259-267, 2002.
  12. H. G. Rangaraju, U. Venugopal, K. N. Muralidhara, K. B. Raja, "Low Power Reversible Parallel Binary Adder/Subtractor", International Journal of VLSI design and communication systems (VLSICS), Vol. 1, No. 3, Sept 2010.
  13. A. N. Nagamani, H. V. Jayashree, H. R. Bhagyalakshmi, "Novel Low Power Comparator Design using Reversible Logic gates", Indian Journal of Computer Science and Engineering ( IJCSE ), Vol. 2, No. 4 Aug- Sept 2011.
  14. H. Thapliyal, M. B. Srinivas, "Novel Design and Reversible Logic Synthesis of Multiplexer Based Full Adder and Multipliers", IEEE, Vol. 2, pp. 1593-1596
  15. Vandana Shukla, O. P. Singh, G. R. Mishra, R. K. Tiwari, "Novel Design of A Multiplexer Circuit Using Reversible Logic", IJCER, Vol. 3, Issue 10, pp. 30-35, Oct 2013.
  16. M. M. Mano (1979), Digital logic and computer design, Prentice-Hall, Inc. (New York).
  17. William I. Fletcher (1980), An engineering approach to digital design, PHI Learning Private Limited, (India).
  18. B. Praveen, S. B. Vinay Kumar, "2n:1 Reversible Multiplexer and its Transistor Implementation", International Journal of Computing Engineering Research (IJCER), Vol. 2, Issue 1, pp. 182-189, Jan-Feb 2012.
  19. B. Raghu kanth, B. Murali Krishna, M. Sridhar, V. G. Santhi Swaroop, "A Distinguish between Reversible and Conventional Logic Gates", International Journal of Engineering Research and Applications (IJERA), Vol. 2, Issue 2, pp. 148-151, Mar-Apr 2012.
  20. H. P. Sinha, Nidhi Syal, "Design of Fault Tolerant Reversible Multiplier", International Journal of Soft Computing and Engineering (IJSCE), Vol. 1, Issue 6, pp. 120-124, January 2012.
  21. D. Krishnaveni, M. Geetha Priya, "A Novel Design of Reversible Universal Shift Register with Reduced Delay and Quantum Cost", Journal of Computing, Vol. 4, Issue 2, pp. 164-173, February 2012.
Index Terms

Computer Science
Information Sciences

Keywords

Reversible Circuit Design Basic Reversible Gates Multiplexer Circuit.