CFP last date
20 January 2025
Call for Paper
February Edition
IJCA solicits high quality original research papers for the upcoming February edition of the journal. The last date of research paper submission is 20 January 2025

Submit your paper
Know more
The week's pick
Responsive image
SFLA-Based Line Balancing and Task Optimization in Master-Slave Controlled Hanger Transportation Systems for Garment Production

Duc Hoang Nguyen
Random Articles
Reseach Article

HDL Implementation of Digital Image Display on VGA through FPGA

Published on July 2018 by Rohit Raj, Gaurav Mittal, Monika Aggarwal
journal_cover_thumbnail

International Conference on Advances in Emerging Technology
Foundation of Computer Science USA
ICAET2017 - Number 5
July 2018
Authors: Rohit Raj, Gaurav Mittal, Monika Aggarwal
4a627cc2-c723-4564-81b1-38b90e91da75

Rohit Raj, Gaurav Mittal, Monika Aggarwal . HDL Implementation of Digital Image Display on VGA through FPGA. International Conference on Advances in Emerging Technology. ICAET2017, 5 (July 2018), 14-19.

@article{
author = { Rohit Raj, Gaurav Mittal, Monika Aggarwal },
title = { HDL Implementation of Digital Image Display on VGA through FPGA },
journal = { International Conference on Advances in Emerging Technology },
issue_date = { July 2018 },
volume = { ICAET2017 },
number = { 5 },
month = { July },
year = { 2018 },
issn = 0975-8887,
pages = { 14-19 },
numpages = 6,
url = { /proceedings/icaet2017/number5/29667-7125/ },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Proceeding Article
%1 International Conference on Advances in Emerging Technology
%A Rohit Raj
%A Gaurav Mittal
%A Monika Aggarwal
%T HDL Implementation of Digital Image Display on VGA through FPGA
%J International Conference on Advances in Emerging Technology
%@ 0975-8887
%V ICAET2017
%N 5
%P 14-19
%D 2018
%I International Journal of Computer Applications
Abstract

For rigorous computer vision applications for image processing on embedded platforms is still a very challenging task. For a customized hardware Field-programmable gate arrays (FPGAs) offer a suitable technology to accelerate image processing. Most recent available image processing frameworks are concentrated on pixel-based modules for simple preprocessing tasks which are mainly defined using MATLAB. This presented paper deals with the aims to implementation of image/digital data into real time hardware using HDLs with the motto of relatively inexpensive and adaptable technology. Thus, it offers modules and interfaces to perform operations and incorporate software defined operations. This paper will show to how the digital image (of any source/formats) can be stored into a memory(RAM/ROM) onto the FPGA and how it can be further processed for larger display onto the TV (i. e. VGA).

References
  1. Michael Schaeferling et. al. , "ASTERICS - An Open Toolbox for Sophisticated FPGA-Based Image Processing" embedded world Conference 2015.
  2. Mariangela Genovese and Ettore Napoli, "ASIC and FPGA Implementation of the Gaussian Mixture Model Algorithm for Real-Time Segmentation of High Definition video" IEEE transactions on very large scale integration (VLSI) systems, vol. 22, no. 3, march 2014
  3. Carlos Gonzalez et. al. , " Use of FPGA or GPU-based architectures for remotely sensed hyper spectral image processing" INTEGRATION, theVLSIjournal46(2013)89–103.
  4. Horace Josh et. al. , " Psychophysics Testing Of Bionic Vision Image Processing Algorithms Using An FPGA Hatpack" 978-1-4799-2341-0/13/$31. 00 ©2013 IEEE.
  5. Carlos González et. al. , "FPGA Implementation of the N-FINDR Algorithm for Remotely Sensed Hyperspectral Image Analysis" IEEE transactions on geoscience and remote sensing, vol. 50, no. 2, February 2012.
  6. G. Bradski, "The OpenCV Library," Dr. Dobb's J. Software Tools, vol. 25, pp. 120-126, 2000.
  7. J. D?´az, E. Ros, F. Pelayo, E. Ortigosa, and S. Mota, "FPGA-Based Real-Time Optical-Flow System," IEEE Trans. Circuits and Systems for Video Technology, vol. 16, no. 2, pp. 274-279, Feb. 2006.
  8. D. Lowe, "Distinctive Image Features from Scale-Invariant Keypoints," Int'l J. Computer Vision, vol. 60, no. 2, pp. 91-110, 2004.
  9. S. Sabatini, G. Gastaldi, F. Solari, K. Pauwels, M. Van Hulle, J. D?´az, E. Ros, N. Pugeault, and N. Kru¨ ger, "A Compact Harmonic Code for Early Vision Based on Anisotropic Frequency Channels," Computer Vision and Image Understanding, vol. 114, no. 6, pp. 681- 699, 2010.
  10. A. Bruhn, J. Weickert, and C. Schnorr, "Lucas/Kanade Meets Horn/Schunck: Combining Local and Global Optic Flow Methods," Int'l J. Computer Vision, vol. 61, no. 3, pp. 211-231, 2005.
  11. A. Bruhn, J. Weickert, T. Kohlberger, and C. Schnoerr, "A Multigrid Platform for Real-Time Motion Computation with Discontinuity-Preserving Variational Methods," Int'l J. Computer Vision, vol. 70, no. 3, pp. 257-277, 2006.
  12. J. Bergen, P. Anandan, K. Hanna, and R. Hingorani, "Hierarchical Model-Based Motion Estimation," Proc. European Conf. Computer Vision (ECCV), pp. 237-252, 1992.
Index Terms

Computer Science
Information Sciences

Keywords

Fpga Simulation Synthesis Core Generation Vga Hdls Xilinx