System on Chip (SOC) designs offer integrated solutions to existing design tribulations in areas which necessitate outsized computation and restriction in certain area. But the performance of these has been sluggish due to the restriction of the common bus architecture espoused by these systems and thereby low processing speeds. This has been the main drawback for scalability in terms of computation and enhancement in its performance. With the advancement in semi conductor devices and fabrication technology, it is possible to pack more logic in smaller area of silicon. But the implementation of these mega functional modules using common bus architecture, parallel bus architecture, pipelining are becoming ineffective and posing a bottleneck in terms of performance and throughput in this billion transistor era. As a solution for this problem, Network on chip is being adopted in this paper as the core bus architecture across different spectrum of SOCs. This work presents a simple design using FPGA based system. Hence, it is a very flexible network design that will accommodate to various needs. This router is implemented for four topologies and compared for its speed area and power consumption.

1. Shubha B C , Srikanta P “FPGA Implementation of NoC Framework using HDL “, Proceedings of the 2010 IEEE Students’ Technology Symposium 3-4 April2010, IIT Karagpur.
2. William J. Dally , Brian Towles, “Route Packets Not Wires :on chip interconnection network”, DAC 2001, June 2001.
3. J. Nurmi: Network-on-Chip: A New Paradigm for System-on-Chip Design. Proceedings 2005 International Symposium on System-on-Chip, 15– 17 November 2005.
4. Dally, William J., and Poulton, JohnW.,”DigitalSystemsEngineering,Cambridge University Press, 1998.
5. Seitz, Charles, “Let's Route Packets Instead of Wires.” Advanced Research in VLSI: Proceedings of the Sixth MIT Conference, 1990, pp. 133-138.

on-chip topology Packetization Router Architecture