The week's pick
Reseach Article
Implementation of LFSR Counter using CMOS Chip Technology
| International Conference on Emerging Frontiers in Technology for Rural Area (EFITRA-2012) |
| Foundation of Computer Science USA |
| EFITRA - Number 4 |
| April 2012 |
| Authors: Nilesh P. Bobade, Priti R.meshram, Payal A. Malame, Pranali S. Vairagade |
| 310e9444-1313-4aba-a9a2-0121b46b432b |
Nilesh P. Bobade, Priti R.meshram, Payal A. Malame, Pranali S. Vairagade . Implementation of LFSR Counter using CMOS Chip Technology. International Conference on Emerging Frontiers in Technology for Rural Area (EFITRA-2012). EFITRA, 4 (April 2012), 15-20.
Abstract
In chip manufacturing technology, the threshold of major evaluation, which shrinks chip in size and performance, is implemented in layout level which develops the low power consumption chip, using recent CMOS, Microwind layout tools. This paper compares 3 architectures in terms of the hardware implementation, power consumption and CMOS layout using Microwind CMOS layout tool. Thus it provides solution to a low power architecture implementation of Counter in CMOS VLSI. The Microwind program allows the designer to design and simulate an integrated circuit at physical description level. Such technology is highly applicable in the design approaches for the rural development
References
- N. A. Doshi, S. B. Dhobale, and S. R. Kakade," LFSR Counter Implementation in CMOS VLSI", World Academy of Science, Engineering and Technology 48 2008173
- Neil Weste, Harris and Banerjee, "CMOS VLSI design"
- Etienne Sicard and Sonia Delmas Bendhia ,"Basic CMOS Cell Design".
- Sung-MO Kang and Yusuf Leblebici,"CMOS Digital Integrated Circuits-Analysis and design".
- John F. Wakerly.K,"Digital Design-Principles and Practices".
- Neil Weste and Karmran, "Principles &Applications of CMOS Logic".
- James L. Massey,"On the Shift register Synthesis & BCH Decoding", IEEE Trans. Inform. Theory, vol. IT-15, n. 1, pp. 122-127, Jan 1969.
- "LFSR Layout Advance VLSI Design", Dept of Elect Engg.University of Houston.
- Arshdeep Singh, Oscar Servin, Edward Lee, Lutfi Bustami: A Project report of 4017 CMOS LED CHASERCOUNTER.
- A White Paper on "Linear Feedback Shift Registers and Cyclic Codes in SAGE Timothy Brian Brock. World Academy of Science, Engineering and Technology 48 2008172".
- Krishnendu Chakrabarty,Brian.Murray, and Vikram Iyengar:A white Paper on "Deterministic Built-in Test Pattern Generation for High-Performance Circuits Using Twisted- Ring Counters".
- Kazuo Yano, "Top down pass-Transistor Logic Design", IEEE Journal of solid-state circuits, vol-31,No-6, june 1996.
- Kazuo Yano,"A 3.8 CMOS 16 * 16 –b multiplier using complementary pass-transistor logic", IEEE Journal of solid-state circuits, vol-25,No-2,April 1990.
- Etienne Sicard ,"Micro wind User Manual".
Index Terms
Keywords