The week's pick
Reseach Article
Design and Performance of CMOS Circuits in MICROWIND
| International Conference on Emerging Frontiers in Technology for Rural Area (EFITRA-2012) |
| Foundation of Computer Science USA |
| EFITRA - Number 4 |
| April 2012 |
| Authors: Nilesh P. Bobade, Rajashree H. Umbarkar, Priyanka U. Badhe, Shruti V. Kohale |
| 30adb841-9da5-4e36-933a-a97643163e08 |
Nilesh P. Bobade, Rajashree H. Umbarkar, Priyanka U. Badhe, Shruti V. Kohale . Design and Performance of CMOS Circuits in MICROWIND. International Conference on Emerging Frontiers in Technology for Rural Area (EFITRA-2012). EFITRA, 4 (April 2012), 9-14.
Abstract
This paper describes the experience in teaching integrated circuit design using an educational tool called Microwind through a Project-Based Learning approach. The demand and popularity of portable electronics is driving designers to strive for small silicon area, higher speeds, low power dissipation and reliability. Our work presents the design and performance of 8-bit Ripple Carry Adder using CMOS, transmission gates and pass transistor circuits. The schematic design is further converted into prefabrication layout. Simulation of the schematic and layout realizations of the adder is performed and results are discussed. Such tool is highly applicable in the design approaches towards the rural development.
References
- S.Govindarajulu, T.Jay achandra Prasad, "Design of High erformance Dynamic CMOS Circuits in Deep Submicron Technology ", IJEST, vol.2, No.7, 2010, pp.2903- 2917.
- R. K. Krishnamurty, A. Alvandpour, V. De, and S. Borkar, "High-performance and low- power challenges for sub-70 nm microp rocessor circu its,"in Proc. IEEE Custom Integrated Circuits Conf., May 2002, pp.125– 128.
- S.Govindarajulu, T.Jay achandra Prasad, "Low power, Energyefficient Domino Logic Circu its", IJRTE, vol.2, No.7, Nov.2009, pp.30- 33, Academy Publishers, ACEEE, Finland.
- S. Govindarajulu, T. Jay achandra Prasad, "Low-Power,High Performance Dual Threshold Voltage CMOS Domino Logic Circuits", p ublished in ICRAES, 8th & 9th Jan'2010, p p -109- 117,KSR College of Engg., Tiruchengode, India.
- S.Govindarajulu, T.Jay achandra Prasad, "Considerations of Performance Factors in CM OS Designs", ICED 2008, Dec.1- 3 ,Penang, Malaysia, IEEE Xplore.
- S.Govindarajulu, T.Jayachandra Prasad, ",Energy efficient Reduced swing Domino Logic Circuits in 65nm Techno lo gy ", IJEST, Vol. 2(6), 2010, pp.2248-2257.
- S.Govindarajulu, T.Jay achandra Prasad, ",Temp erature Variation Insensitivein Energy-efficient CMOS Circuits Design in 65 nm Technolo gy ", IJEST, Vo l. 2(6), 2010, p p . 2140-2147.
- Microwind and Dsch v3.0 – Lite User's Manual – Etienne Sicard.
- "Fundamental of digital cir cuits" – A. Anand Kumar
- "CMOS Digital Integrated Circu its" – Sung-Mo Kang, Yusuf Leblebici.
Index Terms
Keywords