CFP last date
20 December 2024
Call for Paper
January Edition
IJCA solicits high quality original research papers for the upcoming January edition of the journal. The last date of research paper submission is 20 December 2024

Submit your paper
Know more
The week's pick
Responsive image
Improved Shuffled Frog Leaping Algorithm with Self-Adaptive Shuffling for Fuzzy Logic PD+G Controller Optimization in Robotic Manipulators

Duc Hoang Nguyen
Random Articles
Reseach Article

Study and Design of Low Power Universal Differential Current Conveyor

Published on December 2013 by Jyoti Singh, Ramkrishna Kundu, Dipayan Ghosh, Abhishek Pandey, Basab Bijoy Pal, Vijay Nath
journal_cover_thumbnail

2nd International conference on Computing Communication and Sensor Network 2013
Foundation of Computer Science USA
CCSN2013 - Number 1
December 2013
Authors: Jyoti Singh, Ramkrishna Kundu, Dipayan Ghosh, Abhishek Pandey, Basab Bijoy Pal, Vijay Nath
93fdcd08-b755-4852-91fb-ed2b5057632a

Jyoti Singh, Ramkrishna Kundu, Dipayan Ghosh, Abhishek Pandey, Basab Bijoy Pal, Vijay Nath . Study and Design of Low Power Universal Differential Current Conveyor. 2nd International conference on Computing Communication and Sensor Network 2013. CCSN2013, 1 (December 2013), 35-38.

@article{
author = { Jyoti Singh, Ramkrishna Kundu, Dipayan Ghosh, Abhishek Pandey, Basab Bijoy Pal, Vijay Nath },
title = { Study and Design of Low Power Universal Differential Current Conveyor },
journal = { 2nd International conference on Computing Communication and Sensor Network 2013 },
issue_date = { December 2013 },
volume = { CCSN2013 },
number = { 1 },
month = { December },
year = { 2013 },
issn = 0975-8887,
pages = { 35-38 },
numpages = 4,
url = { /proceedings/ccsn2013/number1/14756-1310/ },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Proceeding Article
%1 2nd International conference on Computing Communication and Sensor Network 2013
%A Jyoti Singh
%A Ramkrishna Kundu
%A Dipayan Ghosh
%A Abhishek Pandey
%A Basab Bijoy Pal
%A Vijay Nath
%T Study and Design of Low Power Universal Differential Current Conveyor
%J 2nd International conference on Computing Communication and Sensor Network 2013
%@ 0975-8887
%V CCSN2013
%N 1
%P 35-38
%D 2013
%I International Journal of Computer Applications
Abstract

In this paper very low power CMOS universal differential difference current conveyor is designed. This is regarded as current mode circuits can be used for wireless communication. The gain, 3db bandwidth ,unity gain bandwidth, slew rate and phase margin at non inverting terminal was calculated as of 32. 33dB, 781MHz, 24 GHz, 934V/ms and 47 degree. The gain, 3db bandwidth ,unity gain bandwidth, slew rate and phase margin at inverting terminal was calculated as of 30dB, 756MHz, 15. 3 GHz, 934V/ms and 32. 4 degree . The circuit was simulated using Cadence analog and digital design tools. The used technology is gpdk 45nm.

References
  1. Sedra, A. S. and Smith, K. C. "A second generation current conveyor and its application," IEEE Trans. Circuit theory, vol. CT-17, pp. 132-134, Feb 1970.
  2. Pal, D. Srinivasulu, A. Pal, B. B. Demosthenous, A. and Das, B. N. "Current conveyor based square/triangular waveform generator with improved linearity," IEEE Trans. Instr. and Measur. , vol. 58, No. 7, pp. 2174-2180, July 2009.
  3. Chang, C. M. "Multifunction biquadratic filters using current conveyors," IEEE Trans . Circuit Syst. II , vol. 44, pp. 956-958, Aug 2002.
  4. Wilson, B. "Recent developments in current conveyor and current mode circuits," IEEE Proc. G. 1990, 137(2), pp. 78-87,1990.
  5. Chiu, W. Liu, S. I. Tsao, H. W. Chen, J. J. "CMOS differential difference current conveyor and their applications," IEEE Proc. Circuits Dev. Syst. , 143(2), pp. 91-96, 1996.
  6. Gupta, S. S. and Senani, R. "Comments on CMOS differential difference current conveyor and their applications," IEEE Proc. Circuits dev. Syst. 148(6) , pp. 335-336, July 2001.
  7. Ibrahim, M. A. Kuntman, H. and Cicekoglu, O. "First order all pass filter canonical in number of resistors and capacitors employing a single DDCC," Circuit Syst. Signal Proce. J. Vol. 22, No. 5, pp. 525-536,2003.
  8. Ibrahim, M. A. Kuntman, H. and Cicekoglu, O, "Avery high frequency CMOS self-biasing complementary folded cascade differential difference current conveyor with application examples," Circuits and Systems ,vol. 1, pp. 279-282,2002.
  9. Mulrikrishna, P. V. S. Kumar, N. Srinivasulu, A. Lal, R. K. "Differential difference current conveyor based cascadable voltage mode first order all pass filters," Recent Researches in Circuits, Systems, Communication and Computers.
  10. Temizyurek, C. and Myderizzi, I. "A novel three-input one-output universal filter using differential difference current conveyor(DDCC)," IEEE Melecon 2004, May 12-15,2004.
  11. Sedra, A. S. and Smith, K. C. Microelectronics circuits, Textbook, Oxford University press, 2004, pp. 325- 454.
  12. Singh, J. Kundu, R. Ghosh, D. Pandey, A. Nath, V. " Design of low power universal differential difference current conveyor for wireless communication," 2nd International conference on Communication, Computing and Sensor Network vol. 4, pp. 8-10, Nov 2013
Index Terms

Computer Science
Information Sciences

Keywords

Operational Amplifiers (op-amps) Current Conveyor (ccii) Differential Difference Current Conveyor (ddcc) Complementary Metal Oxide Semiconductor Field Effect Transistor (cmos).