CFP last date
20 December 2024
Call for Paper
January Edition
IJCA solicits high quality original research papers for the upcoming January edition of the journal. The last date of research paper submission is 20 December 2024

Submit your paper
Know more
The week's pick
Responsive image
Improved Shuffled Frog Leaping Algorithm with Self-Adaptive Shuffling for Fuzzy Logic PD+G Controller Optimization in Robotic Manipulators

Duc Hoang Nguyen
Random Articles
Reseach Article

Improved SNR and ENOB of Sigma-Delta Modulator for Post Simulation and High Level Modeling of Built-in-Self-Test Scheme

Published on May 2015 by Anil Kumar Sahu, Vivek Kumar Chandra, G.r.sinha
journal_cover_thumbnail

National Conference Potential Research Avenues and Future Opportunities in Electrical and Instrumentation Engineering
Foundation of Computer Science USA
ACEWRM2015 - Number 3
May 2015
Authors: Anil Kumar Sahu, Vivek Kumar Chandra, G.r.sinha
d9585b71-5169-48d9-ba3e-1937c4836a8c

Anil Kumar Sahu, Vivek Kumar Chandra, G.r.sinha . Improved SNR and ENOB of Sigma-Delta Modulator for Post Simulation and High Level Modeling of Built-in-Self-Test Scheme. National Conference Potential Research Avenues and Future Opportunities in Electrical and Instrumentation Engineering. ACEWRM2015, 3 (May 2015), 11-14.

@article{
author = { Anil Kumar Sahu, Vivek Kumar Chandra, G.r.sinha },
title = { Improved SNR and ENOB of Sigma-Delta Modulator for Post Simulation and High Level Modeling of Built-in-Self-Test Scheme },
journal = { National Conference Potential Research Avenues and Future Opportunities in Electrical and Instrumentation Engineering },
issue_date = { May 2015 },
volume = { ACEWRM2015 },
number = { 3 },
month = { May },
year = { 2015 },
issn = 0975-8887,
pages = { 11-14 },
numpages = 4,
url = { /proceedings/acewrm2015/number3/20911-6043/ },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Proceeding Article
%1 National Conference Potential Research Avenues and Future Opportunities in Electrical and Instrumentation Engineering
%A Anil Kumar Sahu
%A Vivek Kumar Chandra
%A G.r.sinha
%T Improved SNR and ENOB of Sigma-Delta Modulator for Post Simulation and High Level Modeling of Built-in-Self-Test Scheme
%J National Conference Potential Research Avenues and Future Opportunities in Electrical and Instrumentation Engineering
%@ 0975-8887
%V ACEWRM2015
%N 3
%P 11-14
%D 2015
%I International Journal of Computer Applications
Abstract

This paper demonstrates a Graphical User Interface (GUI) of 2nd order Sigma-Delta modulator which is used to check the non-idealities of the circuit in BIST Scheme. High -level modeling of the parameters is done with the help of Matlab - Simulink and the parameters like Signal to Noise Ratio (SNR) & Effective Number of Bits (ENOB) are calculated. The value of SNR and ENOB are found to be 108 dB and 18 bits respectively Since the value of SNR and ENOB are increased it makes the respective signal power and Resolution better. The Graphical User Interface (GUI) of overall model has been successfully implemented after modeling of non-idealities for BIST technique not only avoids depending on the off-chip automatic test equipment (ATE) and reduces the test cost but increases the controllability and observability of the circuit under test also that improves the fault coverage .

References
  1. Verma, Prateek, and Anil kumar Sahu. "A Graphical User Interface(GUI) implemented Low-pass continuous time Sigma-delta ADC with improved SNR & ENOB. " International Journal of Advanced Research in Computer Science and Software Engineering 4. 6 (2014): 144-149.
  2. S. Yan, E. Sanchez-Sinencio "A continuous-time sigma-delta modulator with 88-dB dynamic range and 1. 1-MHz signal bandwidth" IEEE Journal of Solid-State Circuits. Feb 2004.
  3. http://www. eeweb. com/blog/carmen_parisi/balancing-the-tradeoffs-in new-generation- adcs.
  4. Brigati, S. , Francesconi, F. , Malcovati, P. , Tonietto, D. , Baschirotto,A. , & Maloberti, F. (1999, July). Modeling sigma-delta modulator non-idealities in SIMULINK (R). In Circuits and Systems, 1999. ISCAS'99.
  5. Bandopadyay, T. K. , Manish Saxena, and Raghav Shrivastava. "Sigma Delta Modulator with Improved Performance through Evolutionary Algorithm. " International Journal of Science and Research (IJSR) Volume 2 Issue 3, March 2013.
  6. Benabes, Philippe. "Accurate time-domain simulation of continuous-time sigma–delta modulators. " Circuits and Systems I: Regular Papers, IEEE Transactions on 56. 10 (2009): 2248-2258.
  7. Bolatkale, Muhammed. "A 4 GHz continuous-time ADC with 70 dB DR and 74 dBFS THD in 125 MHz BW. " Solid-State Circuits, IEEE Journal of 46. 12 (2011): 2857-2868.
  8. [Chaudhari, Jaydip H. "Design and Simulation of 1-bit Sigma Delta ADC in 0. 18 um CMOS Technology. " IJCAIT 2. 1 (2013): 50-53.
  9. C. H. E. N. Zhicai, Mathew Bond, and Nijad Anabtawi. "Design of a Second Order Continuous Time Sigma Delta Modulator with Improved Dynamic Range. " Final Project of Oversampling Class, Fall 2007 Arizona State University.
  10. Garcia, Julian, Saul Rodriguez, and Ana Rusu. "A Low-Power CT Incremental 3rd Order/spl Sigma//spl Delta/ADC for Biosensor Applications. " Circuits and Systems I: Regular Papers, IEEE Transactions on 60. 1 (2013): 25-36.
  11. Gerfers, Friedel, Maurits Ortmanns, and Yiannos Manoli. "A 1. 5-V 12-bit power-efficient continuous-time third-order ?? modulator. " Solid-State Circuits, IEEE Journal of 38. 8 (2003): 1343-1352.
  12. Hart, Adam, and Sorin P. Voinigescu. "A 1 GHz Bandwidth Low-Pass ADC With 20–50 GHz Adjustable Sampling Rate. " Solid-State Circuits, IEEE Journal of 44. 5 (2009): 1401-1414.
  13. Kumar, Y. B. N. , et al. "A 1. 96-mW, 2. 6-MHz bandwidth discrete time quadrature band-pass ?? modulator. " Circuits and Systems (ISCAS), 2013 IEEE International Symposium on. IEEE, 2013.
  14. Lim, Huey Jen, Simon Sheung Yan Ng, and Minkyu Je. "Bandpass Continuous-Time Delta-Sigma Modulator for Wireless Receiver IC. " International Journal of Information and Electronics Engineering, Vol. 3, No. 1, January 2013.
  15. Shaoyu MA, Yan Han, You Cai A 3. 3V 18 Bit Digital Audio Sigma- Delta ADC in 0. 18 um CMOS Process 2007.
  16. Prateek Verma, Anil Kumar Sahu, Dr. Vivek Kumar Chandra & Dr. G. R. Sinha "A Graphical User Interface Implementation of Second Order Sigma- Delta Analog to Digital Converter with Improved Performance Parameters"International Journal for Research in Applied Science & Engineering Technology (IJRASET) Volume 2, Issue 7, July 2014,ISSN: 2321-9653.
  17. Prateek Verma & Anil Kumar Sahu, A 22 kHz Bandwidth and 107dB SNR Low-pass Sigma-delta ADC. International Conference "SHAASTRATH" on 23rd -24th March 2014 at Rungta Group of Institutions, Raipur
  18. Prateek Verma, Arun Kumar Sonwani & Anil Kumar Sahu, A 16 Bit ENOB and 98 dB SNR 2nd order Low-pass Sigma-delta ADC,International Conference on Emerging Trends in Electrical, Electronics, Instrumentation & Computer Engineering (ETEICE), BIT Raipur 27th March 2014
  19. SIMULINK and MATLAB Users Guides, The MathWorks, Inc.
  20. Drago Strle and Janez Trontelj, "High Level Simulation of Real Time BIST of Sigma Delta A/D Converters," International Conference on Synthesis ,Modelling ,Analysis And Simulation Method And application To Circuit Design , pp. 285-289, 2012.
  21. Jingbo Duan, Le jin, and Degan Chen, "INL based Dynamic Performace Estimation For ADC BIST ," IEEE conference on Circuit and System, pp. 3028-3031, 2010.
  22. Hsin Wen Ting, "An o/p Response Analyzer Circuit For ADC Built -in Self -Test," J, Electron test, vol. 27, pp. 455-464, 2011.
  23. Julian Garica and Ana Rusu, "Built in self Calibration For Process Variation In Single -Loop Continous Time Sigma Delta Modulators," ICESCS,IEEE, pp. 1136-1139, 2010.
Index Terms

Computer Science
Information Sciences

Keywords

Sigma-delta Adc Gui Snr Enob Bist Dut.