The week's pick
Random Articles
Reseach Article
A Survey of Reconfigurable Architectures
| International Journal of Computer Applications |
| Foundation of Computer Science (FCS), NY, USA |
| Volume 98 - Number 14 |
| Year of Publication: 2014 |
| Authors: Mahendra Pratap Singh, Manoj Kumar Jain |
10.5120/17254-7599
|
Mahendra Pratap Singh, Manoj Kumar Jain . A Survey of Reconfigurable Architectures. International Journal of Computer Applications. 98, 14 ( July 2014), 35-40. DOI=10.5120/17254-7599
Abstract
A new architecture type that is recently evolving is the reconfigurable architecture which combines the benefits of ASIPs (Application Specific Instruction Set Processors) and FPGAs (Field Programmable Gate Arrays). Reconfigurable computing combines software flexibility with high performance hardware. FPGAs are generally employed to construct a reconfigurable block as it provides an instant time-to-market advantage. Reconfigurable devices like FPGA offers improved computational efficiency as compared to traditional processor architectures. Reconfigurable block in these architectures provides the required flexibility for a large variety of embedded applications. Design space exploration of reconfigurable block involves a wide range of alternatives like logic block granularity in FPGA, interconnect topology, etc. The goal of this paper is to explore the reconfigurable architectures.
References
- Anupam Chattopadhyay, "Ingredients of Adaptability: A Survey of Reconfigurable Processors", Hindawi Publishing Corporation, VLSI Design, Volume 2013, Article ID 683615.
- Reiner Hartenstein, "A Decade of Reconfigurable Computing: a Visionary Retrospective", DATE '01 Proceedings of the conference on Design, automation and test in Europe, IEEE Press Piscataway, NJ, USA ©2001.
- K. Karuri, A. Chattopadhyay, S. Kraemer, R. Leupers, G. Ascheid, H. Meyr, "A Tool Flow for Design Space Exploration of Partially Re-con_gurable Processors", Integrated Signal Processing Systems, RWTH Aachen University 52056 Aachen, Germany.
- Philip Garcia, Katherine Compton,Michael Schulte, Emily Blem, andWenyin Fu, "An Overview of Reconfigurable Hardware in Embedded Systems", Hindawi Publishing Corporation, EURASIP Journal on Embedded Systems, Volume 2006, Article ID 56320.
- A. Chattopadhyay, W. Ahmed, K. Karuri, D. Kammler, R. Leupers, G. Ascheid, H. Meyr, "Design Space Exploration of Partially Re-con?gurable Embedded Processors", Integrated Signal Processing Systems, RWTH Aachen University 52056 Aachen, Germany.
- Elias Ahmed, "The effect of Logic Block Granularity on deep Submicron FPGA Performance and Density".
- Oliver Schliebusch, Gerd Ascheid, Andreas Wieferink, Rainer Leupers, Heinrich Meyr, "Application Speci?c Processors for Flexible Receivers".
- Muhammad Rashid, Ludovic Apvrille and Renaud Pacalet, "Application Speci?c Processors for Multimedia Applications".
- Ian Page, "Reconfigurable Processor Architectures".
- Damir Kirasic and Danko Basch, "Recon?gurable Processor Architectures: Varieties and Representations".
- U. Farooq, "Tree-Based Heterogeneous FPGA Architectures".
- Samuel Garcia and Bertrand Granado, "OLLAF: A Fine Grained Dynamically Reconfigurable Architecture for OS Support", EURASIP Journal on Embedded Systems 2009.
- Patrick Schaumont, Ingrid Verbauwhede, Kurt Keutzer, Majid Sarrafzadeh, "A Quick Safari through the Reconfiguration Jungle".
- Jonathan Rose, Abbas El Gamal, Alberto Sangiovanni-Vincentelli, "Architecture of Field-Programmable Gate Arrays.
- B. Mei,"ADRES: An Architecture with Tightly Coupled VLIW Processor and Coarse-grained Reconfigurable Matrix", Springer LNCS.
- D. Cherepacha and D. Lewis: "A Datapath Oriented Architecture for FPGAs"; Proc. FPGA'94, Monterey, CA, USA, February 1994.
- R. Kress et al. : "A Datapath Synthesis System for the Reconfigurable Datapath Architecture"; ASP-DAC'95, Chiba, Japan, Aug. 29 - Sept. 1, 1995.
- C. Ebeling et al. : „"RaPiD: Reconfigurable Pipelined Datapath Architecture".
- S. C. Goldstein et al. : "PipeRench: A Coprocessor for Streaming Multimedia Acceleration"; Proc. ISCA'99, Atlanta, May 2-4, 1999.
- D. Chen and J. Rabaey: PADDI: Programmable arithmetic devices for digital signal processing; VLSI Signal Processing IV, IEEE Press 1990.
- Vaishali Tehre, Ravindra Kshirsagar, "Survey on Coarse Grained Reconfigurable Architectures", International Journal of Computer Applications (0975 – 888), Volume 48– No. 16, June 2012.
- Jong-eun Lee and Kiyoung Choi, Nikil D. Dutt, "Compilation Approach for Coarse-Grained Recon?gurable Architectures", 0740-7475/03/$17. 00 © 2003 IEEE.
Index Terms
Keywords