International Journal of Computer Applications |
Foundation of Computer Science (FCS), NY, USA |
Volume 97 - Number 15 |
Year of Publication: 2014 |
Authors: Prannoy Ghosh, Akash Nebhwani, Shraddha Dahane, Pranjali Kolwadkar |
10.5120/17083-7535 |
Prannoy Ghosh, Akash Nebhwani, Shraddha Dahane, Pranjali Kolwadkar . Finite State Machine based VHDL Implementation of a Median Filter. International Journal of Computer Applications. 97, 15 ( July 2014), 14-15. DOI=10.5120/17083-7535
Digital images are often corrupted by impulsive noise also called as salt and pepper noise [1]. It occurs in the form of sharp black or white pixels within the image. An efficient non-linear filter to reduce such noise is the median filter. The main advantage being the preserving of edges as compared to the mean filter. In larger images like satellite images the median filter algorithm needs larger time for processing. A vhdl implementation of such filter shows drastic reduction in processing time. An attempt is made to implement 3X3 median filter on FPGA, using pipeline design and implement the circuit using the concept of finite state machines.