CFP last date
20 January 2025
Call for Paper
February Edition
IJCA solicits high quality original research papers for the upcoming February edition of the journal. The last date of research paper submission is 20 January 2025

Submit your paper
Know more
The week's pick
Responsive image
SFLA-Based Line Balancing and Task Optimization in Master-Slave Controlled Hanger Transportation Systems for Garment Production

Duc Hoang Nguyen
Random Articles
Reseach Article

Analysis of 64- bit RC5 Encryption Algorithm for Pipelined Architecture

by Ashmi Singh, Puran Gour, Braj Bihari Soni
journal cover thumbnail

International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
Volume 96 - Number 20
Year of Publication: 2014
Authors: Ashmi Singh, Puran Gour, Braj Bihari Soni
10.5120/16912-7004

Ashmi Singh, Puran Gour, Braj Bihari Soni . Analysis of 64- bit RC5 Encryption Algorithm for Pipelined Architecture. International Journal of Computer Applications. 96, 20 ( June 2014), 26-31. DOI=10.5120/16912-7004

@article{ 10.5120/16912-7004,
author = { Ashmi Singh, Puran Gour, Braj Bihari Soni },
title = { Analysis of 64- bit RC5 Encryption Algorithm for Pipelined Architecture },
journal = { International Journal of Computer Applications },
issue_date = { June 2014 },
volume = { 96 },
number = { 20 },
month = { June },
year = { 2014 },
issn = { 0975-8887 },
pages = { 26-31 },
numpages = {9},
url = { https://ijcaonline.org/archives/volume96/number20/16912-7004/ },
doi = { 10.5120/16912-7004 },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Journal Article
%1 2024-02-06T22:22:18.228611+05:30
%A Ashmi Singh
%A Puran Gour
%A Braj Bihari Soni
%T Analysis of 64- bit RC5 Encryption Algorithm for Pipelined Architecture
%J International Journal of Computer Applications
%@ 0975-8887
%V 96
%N 20
%P 26-31
%D 2014
%I Foundation of Computer Science (FCS), NY, USA
Abstract

In modern days data transmission through a channel requires more security. Security based more important transmission is comparatively better & believable than simple transmission. The aim of this work to use RC5 algorithm for encryption and decryption of data for secure data transmission from one place to another place for proper communication purposes. Today this is utmost importance to send information confidentially through network without any risk for hackers or unauthorized possibility to access from the network. This urgently require security implementation devices in network for well secured transmission of data. Symmetric encryption cores provide data protection through the use of secret key only known as encryption, whereas decryption deals with the yield at the end of communication path. Today world require secure transmission through cryptographic algorithm. Keeping view in mind the proposed well defined RC5 architecture have been taken, based on the fact for suitability of each operation for encryption, high speed processing and possibility of area reduction. The work results of the study clearly indicate that logic implementation by this hardware is maximum clock frequency of 179 MHz and areas reduced to 50% as compare with the results of design of previous worker. The propose design is described in verilog, synthesized by Xilinx synthesis technology.

References
  1. R. Sanju Abraham & A. Arun, 2013, " Design of RC5 Algorithm using Pipelined Architecture" International Journal of Advanced Research in Computer Engineering & Technology( IJARCET), Vol 2 pp. 647-651.
  2. A. Ruhan Bevi1, S. S. V. Sheshu & S. Malarvizhi , 2012, "FPGA based pipelined Architecture for RC5 encyption", IEEE conference on (DICTAP) , pp 214-219.
  3. A. Ruhan Bevi1, S. S. V. Sheshu & S. Malarvizhi ,2012, " FPGA based Sliding Window Architecture for RC5 Encryption", International Conference on Advances in Computing, Communications and Informatics (ICACCI) pp 614-618.
  4. Bahram Rashidi , 2012, "FPGA implementation of optimized the 64- bit RC5 encryption algorithm", Elixir Elec. Engg. 51 pp 10700-10703.
  5. Dhanashri H. Gawali and Vijay M. Wadhai, 2012, "RC5 algorithm: potential cipher solution for security in wireless body sensor networks" International Journal Of Advanced Smart Sensor Network Systems ( IJASSN ), Vol 2, No. 3, pp 1-6.
  6. Harsh kumar verma, and ravindra kumar singh, 2012 " performance Analysis of RC5, Blowfish and DES Block Cipher Algorithms " International Journal Of Computer Application (IJCA) Vol 42 No 16 pp 5775-6004, .
  7. . Masaya Y. , and K. Sakaun , 2011 "Dedicated hardware for RC5 cryptography and its Implementation".
  8. Mohamed, A. B. ; Zaibi, G. ; Kachouri, A. 2011, "Implementation of RC5 and RC6 block ciphers on digital images", pp 1-6.
  9. Mohamed, A. B. Zaibi ,& G. Kachouri, 2011, "Implementation of RC5 and RC6 block ciphers on digital images" ISBN: 978-1-4577-0413-0, IEEE .
  10. Ronald L. Rivest, 1995 "The RC5 Encryption Algorithm" Springer-Verlag, pp 87 – 96.
  11. Samir Palnitkar "Verilog HDL: A Guide to Digital Design & Synthesis", ISBN: 978-81-775-8918-4 .
  12. William Stallings, 2010, "Cryptography and Network Security: Principles and Practice", ISBN-13: 978-0136097044.
  13. Bernard Menezes, 2010, "Network Security & Cryptography",ISBN 9788131513491.
  14. Zhigang wu and Wei wang, 2011, "Pipelined Architecture for FPGA Implementation of Lifting-Based DWT".
  15. Juha Kukkurainen, Mikael Soini, and Lauri Sydanheimo, 2010, "RC5-Based Security in Wireless Sensor Networks: Utilization and Performance".
  16. Omar Elkeelany and Adegoke Olabisi, 2008, " Performance Comparisons, Design, and Implementation of RC5 Symmetric Encryption Core using Reconfigurable Hardware", pp 49-55.
  17. V Chaitanya Tummalapalli, and MD Khwaja Muinnuddin Chisti, 2012, " Implementation of Low power Algorithm in Xinnx FPGA".
Index Terms

Computer Science
Information Sciences

Keywords

RC5 Encryption pipeline Verilog HDL

Powered by PhDFocusTM