International Journal of Computer Applications |
Foundation of Computer Science (FCS), NY, USA |
Volume 96 - Number 11 |
Year of Publication: 2014 |
Authors: Priyanka Sharma, Rajesh Mehra |
10.5120/16842-6698 |
Priyanka Sharma, Rajesh Mehra . True Single Phase Clocking Flip-Flop Design using Multi Threshold CMOS Technique. International Journal of Computer Applications. 96, 11 ( June 2014), 44-51. DOI=10.5120/16842-6698
This paper enumerates the design of low power and high speed double edge triggered True Single Phase Clocking (TSPC) D- flip-flop. The TSPC CMOS flip-flop uses only one clock signal that is never inverted and it eliminates the clock skew. The originally developed TSPC flip-flop are very sensitive to the clock slope and large portion of power is spent in pre-charging the internal nodes, which makes TSPC dynamic circuits less power efficient. In the conventional CMOS design, high leakage current is becoming a significant contributor to power dissipation. To overcome the existing problem of CMOS TSPC D flip-flop, a Multi-threshold CMOS (MTCMOS) technology is used for leakage minimization. The designed flip-flops are compared in terms of power consumption and propagation delay and power delay product and simulations are carried out by MICROWIND 3. 1 tools. The proposed MTCMOS designs such as original MTCMOS implmentation and NMOS insertion in MTCMOS design of TSPC D flip-flop saves static power 57. 517% and 58. 871% as compared to conventional DE-TSPC D flip-flop respectively at 1. 2V.