CFP last date
20 December 2024
Call for Paper
January Edition
IJCA solicits high quality original research papers for the upcoming January edition of the journal. The last date of research paper submission is 20 December 2024

Submit your paper
Know more
The week's pick
Responsive image
Improved Shuffled Frog Leaping Algorithm with Self-Adaptive Shuffling for Fuzzy Logic PD+G Controller Optimization in Robotic Manipulators

Duc Hoang Nguyen
Random Articles
Reseach Article

Analysis and Verification of Multi-Core Enabled ESL Model using SystemC and VLang

by Dipti Girdhar, Neeraj Sharma, Neeraj Kr. Shukla
journal cover thumbnail

International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
Volume 95 - Number 26
Year of Publication: 2014
Authors: Dipti Girdhar, Neeraj Sharma, Neeraj Kr. Shukla
10.5120/16955-6886

Dipti Girdhar, Neeraj Sharma, Neeraj Kr. Shukla . Analysis and Verification of Multi-Core Enabled ESL Model using SystemC and VLang. International Journal of Computer Applications. 95, 26 ( June 2014), 1-4. DOI=10.5120/16955-6886

@article{ 10.5120/16955-6886,
author = { Dipti Girdhar, Neeraj Sharma, Neeraj Kr. Shukla },
title = { Analysis and Verification of Multi-Core Enabled ESL Model using SystemC and VLang },
journal = { International Journal of Computer Applications },
issue_date = { June 2014 },
volume = { 95 },
number = { 26 },
month = { June },
year = { 2014 },
issn = { 0975-8887 },
pages = { 1-4 },
numpages = {9},
url = { https://ijcaonline.org/archives/volume95/number26/16955-6886/ },
doi = { 10.5120/16955-6886 },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Journal Article
%1 2024-02-06T22:20:26.316140+05:30
%A Dipti Girdhar
%A Neeraj Sharma
%A Neeraj Kr. Shukla
%T Analysis and Verification of Multi-Core Enabled ESL Model using SystemC and VLang
%J International Journal of Computer Applications
%@ 0975-8887
%V 95
%N 26
%P 1-4
%D 2014
%I Foundation of Computer Science (FCS), NY, USA
Abstract

Today most of the system on chip (Soc) integrate multiple processing cores, digital signal processors, as well as dedicated hardware accelerators, etc [1]. This results into large and complex systems which pose challenges to conventional design and verification flow. This raises the need for higher level of abstraction (i. e. Electronics system level abstraction). This paper discusses how we can make changes in an existing conventional method of simulation to achieve really fast high yielding method of verification. The model is implemented using SystemC and Vlang. The results demonstrate the impact of enabling multiple simulators for verification of hardware models.

References
  1. C. Schumacher, J. H. Weinstock, R. Leupers, G. Ascheid, "Legacy SystemC Model Integration into Parallel SystemC Simultors. " In the proceedings of Parallel and Distributed Processign Symposium Workshops & PhD Forum international Conference, Cambridge, pp. 2188 – 2193, 20 – 24 May 2013.
  2. T. Chan, " A robust multithreaded HDL/ESL simulator for deep submicron integrated circuit designs," In the proceedings of Circuits and Systems Asia Pacific Conference, Kaohsiung, pp. 416 – 419, 2 – 5 Dec. 2012.
  3. A. Pulka, L. Golly, "Multitask Real-time Systems modeling in SystemC," In the proceedings of Signals and Electroni Systems International Conference, Wroclaw, pp. 1 – 6, 18 – 21 Sept. 2012
  4. A. Prakash, H. D. Patel, R. Sinha, " Parallel simulation of mixed – abstraction SystemC models on GPUs and multicore CPUs," In the proceedings of Design Automation Conference, Sydney, pp. 455 – 460, 30 Jan. – 2 Feb. 2012.
  5. R. S. Lobato, R. Spolon, M. A. Cavenaghi, R. C. Detomini, "Using GPU to exploit parallelism on cryptography, " In the proceedings of Information Systems and Technologies Conference, Chaves, pp. 1 – 6, 15 – 18 June 2011.
  6. T. Chan, "Race logic synthesis for a multithreaded HDL/ESL simulator for Soc designs," In the proceedings of Circuits and Systems Asia Pacific Conference, Kuala Lumpur, pp. 1179 – 1182, 6 – 9 Dec. 2010.
  7. Sen, A. , "Mutation Operators for concurrent SystemC Designs," In the proceedings of Microprocessor Test and Verification Conference, Austin, pp. 27 – 31, 7 – 9 Dec. 2009.
  8. S. Sudharsanan, N. Manjikian, "Modeling and simulation of multicore multithreaded processor architectures in SystemC," In the proceedings of Electrical and Computer Engineering conference, Niagara Falls, Ontario, pp. 001155 – 001160, 4 – 7 May 2008.
  9. IEEE Standards for standards System CLanguage Reference Manual, pp. 421.
Index Terms

Computer Science
Information Sciences

Keywords

SystemC Vlang Multicore Multithread ESL

Powered by PhDFocusTM