The week's pick
Random Articles
Reseach Article
Design and Formulative Analysis of VLSI Syndrome Generator for RS(128,Kx) and RS(64,Ky)
| International Journal of Computer Applications |
| Foundation of Computer Science (FCS), NY, USA |
| Volume 92 - Number 8 |
| Year of Publication: 2014 |
| Authors: Remalli Dinesh, Sandeep Bansal |
10.5120/16029-5094
|
Remalli Dinesh, Sandeep Bansal . Design and Formulative Analysis of VLSI Syndrome Generator for RS(128,Kx) and RS(64,Ky). International Journal of Computer Applications. 92, 8 ( April 2014), 17-21. DOI=10.5120/16029-5094
Abstract
A VLSI architecture of Syndrome generator is part of well known Reed Solomon codes which is capable of generating syndromes while receiving RS (N, K) Codes from the transmitter. RS codes are customized to achieve a suitable VLSI realization of syndromes which can be further used in error detecting algorithms such as Euclidean, Erasures, Berlekamp's iterative algorithm and Massey Linear feedback shift register synthesis algorithm. It is assumed to be one of the pipelining stages in the Reed Solomon decoding technique. A MATLAB implementation of syndrome generator with various RS codes having different ranges of bit symbols and codeword was reveal for the purpose of determining syndromes. Hardware intricacy depends only on 2p parity check bytes. Message is encoded in Galois field having 2^m elements. Each Codeword enclose 'N' symbol generates syndromes for those 'N' symbols. It represented implementation of RS (128, Kx) and RS (64, Ky) with the different values of bits/symbol 'm' and different range of Kx & Ky and look into how limit of Zeros and Syndrome varies.
References
- Gary K. Maki, Patrick A. Owsley, Kelly B. Cameron and Jack Venbrux, 1986, "VLSI REED SOLOMON DECODER DESIGN". University of Idaho, Moscow
- Hanho Lee, Meng-Lin yu and Leilei Song, "VLSI DESIGN OF REED -SOLOMON DECODER ARCHITECTURES". IEEE International Symposium on Circuits and Systems, May 28-31, 2000, Geneva, Switzerland
- KUANG YUNG LIU, "Architecture for VLSI Design of Reed – Solomon Decoders". IEEE Transactions on Computers, VOl. C-33, Feb. 1984.
- Hung-Wei Chen, Jiin-Chuan Wu, Gwo-Sheng Huang, Ji-Chien Lee and Shin-Shi Chang, IEEE 1995, "A New Vlsi Architecture of Reed-Solomon Decoder with Erasure Function".
- Ching-Lung Chi and Tsung-Hsiu Chi, 2011 "A Fast Reed-Solomon Decoder using Step-by-Step Algorithm".
- You yu-xin, WANG Jin-Xiang , LAI Feng-Chang and YE yi-zheng, 2002 " VLSI Design and Implementation of high speed RS(204,188) Decoder".
- Richard Huynh, GE Ning and YANG HuaZhong, "A Low Power Error Detection in the Syndrome Calculator Block for Reed-Solomon Codes: RS(204,188)" Vol 14, August 2009, Tsinghua Science and Technology.
- Dong-Sun Kim, Jong-Chan Choi and Duck-Jin Chung, IEEE 1999, "Implementation of High Speed Reed-Solomon Decoder".
Index Terms
Keywords