The week's pick
Random Articles
Reseach Article
FPGA Implementation of Low Power and High Speed Hummingbird Cryptographic Algorithm
| International Journal of Computer Applications |
| Foundation of Computer Science (FCS), NY, USA |
| Volume 92 - Number 16 |
| Year of Publication: 2014 |
| Authors: Nikita Arora, Yogita Gigras |
10.5120/16097-5423
|
Nikita Arora, Yogita Gigras . FPGA Implementation of Low Power and High Speed Hummingbird Cryptographic Algorithm. International Journal of Computer Applications. 92, 16 ( April 2014), 42-47. DOI=10.5120/16097-5423
Abstract
Hummingbird is the latest ultra-lightweight cryptographic algorithm targeted for low cost smart devices. In this paper, we design a low power and high speed lightweight cryptographic Hummingbird algorithm for hardware environment. The performance of the approach used is determined on XILINX platform using Verilog as hardware description language. We have used Verilog for designing as well as simulation purposes. To verify digital design at the software platform we used ModelSim 6. 2b simulator and XILINX 9. 2i ISE suite is the synthesis tool used to transform design into digital circuits. An enhanced FPGA implementation of the Hummingbird cryptographic algorithm for low power and high operating speed (with max frequency ) is performed using Virtex5 family of XILINX ISE suite. Comparisons to the other reported FPGA implementations of the Hummingbird, our proposed design outperforms the previous work in terms of speed and power requirements.
References
- Markku-Juhani O. Saarinen," Cryptanalysis of Hummingbird-1", Revere Security,16 Feb 2011.
- Xinxin Fan; Guang Gong; Lauffenburger, Hicks, "FPGA implementations of the Hummingbird cryptographic algorithm" , 2010 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST), pp. 48-51, 13-14 June 2010.
- Nikita Arora, Yogita Gigras, " Lightweight VLSI Design of Hybrid Hummingbird Cryptographic Algorithm", In proc. Of the International Journal of VLSI and Embedded Systems-IJVES, Vol 05, Article 03261; March 2014.
- Revini S. Shende, Mrs. Anagha Y. Deshpande, "VLSI Design Of Secure Cryptographic Algorithm", In proc. Of the International Journal of Engineering Research and Applications, Vol 3,Issue 2,March-April 2013. pp 742-746 .
- J. -P. Kaps, "Chai-Tea, Cryptographic Hardware Implemenations of xTEA", The 9th International Conference on Cryptology in India -INDOCRYPT 2008, LNCS 5356, pp. 363-375, 2008.
- F. Mace, F. -X. Standaert, and J. -J. Quisquater, "FPGA Implemenation(s) of a Scalable Encryption Algorithm", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 16, no. 2, pp. 212-216, 2008.
- F. -X. Standaert, G. Piret, G. Rouvroy, and J. -J. Quisquater, "FPGA Implementations of the ICEBERG Block Cipher", Integration, the VLSI Journal, vol. 40, iss. 1, pp. 20-27, 2007.
- P. Chodowiec and K. Gaj, "Very Compact FPGA Implementation ofthe AES Algorithm", The 5th International Workshop on Cryptographic Hardware and Embedded Systems - CHES 2003, LNCS 2779, pp. 319-333, 2003.
- T. Good and M. Benaissa, "AES on FPGA from the Fastest to the Smallest", The 7th International Workshop on Cryptographic Hardware and Embedded Systems - CHES 2005, LNCS 3659, pp. 427-440, 2005.
- G. Rouvroy, F. -X. Standaert, J. -J. Quisquater, and J. -D. Legat, "Compact and Efficient Encryption/Decryption Module for FPGA Implementation of the AES Rijndael Very Well Suited for Small Embedded Applications", International Conference on Information Technology: Coding and Computing - ITCC 2004, pp. 583-587, 2004.
- P. Bulens, F. -X. Standaert, J. -J. Quisquater, and P. Pellegrin, "Implementation of the AES-128 on Virtex-5 FPGAs", Progress in Cryptology - AFRICACRYPT 2008, LNCS 5023, pp. 16-26, 2008.
Index Terms
Keywords